



General Description

The MAX1270/MAX1271 are multirange, 12-bit dataacquisition systems (DAS) that require only a single +5V supply for operation, yet accept signals at their analog inputs that can span above the power-supply rail and below ground. These systems provide eight analog input channels that are independently software programmable for a variety of ranges: ±10V, ±5V, 0 to +10V, 0 to +5V for the MAX1270; ±VREF, ±VREF/2, 0 to VREF, 0 to VREF/2 for the MAX1271. This range switching increases the effective dynamic range to 14 bits and provides the flexibility to interface 4-20mA, ±12V, and ±15V powered sensors directly to a single +5V system. In addition, these converters are fault protected to ±16.5V; a fault condition on any channel will **not** affect the conversion result of the selected channel. Other features include a 5MHz bandwidth track/hold, softwareselectable internal/external clock, 110ksps throughput rate, and internal 4.096V or external reference operation.

The MAX1270/MAX1271 serial interface directly connects to SPI™/QSPI™ and MICROWIRE™ devices without external logic.

A hardware shutdown input (SHDN) and two softwareprogrammable power-down modes, standby (STBYPD) or full power-down (FULLPD), are provided for low-current shutdown between conversions. In standby mode, the reference buffer remains active, eliminating startup delays.

The MAX1270/MAX1271 are available in 24-pin narrow PDIP or space-saving 28-pin SSOP packages.

Applications

Industrial Control Systems **Automatic Testing**

Data-Acquisition Systems Robotics

Battery-Powered Medical Instruments Instruments

Ordering Information


PART	TEMP RANGE	PIN-PACKAGE	INL (LSB)
MAX1270ACNG	0°C to +70°C	24 Narrow PDIP	±0.5
MAX1270BCNG	0°C to +70°C	24 Narrow PDIP	±1
MAX1270ACAI	0°C to +70°C	28 SSOP	±0.5
MAX1270BCAI	0°C to +70°C	28 SSOP	±1

Ordering Information continued at end of data sheet.

Features

- ◆ 12-Bit Resolution, 0.5 LSB Linearity
- ♦ +5V Single-Supply Operation
- ♦ SPI/QSPI and MICROWIRE-Compatible 3-Wire Interface
- **♦** Four Software-Selectable Input Ranges MAX1270: 0 to +10V, 0 to +5V, ±10V, ±5V MAX1271: 0 to VREF, 0 to VREF/2, ±VREF, ±V_{REF}/2
- **♦ Eight Analog Input Channels**
- ♦ 110ksps Sampling Rate
- ♦ ±16.5V Overvoltage-Tolerant Input Multiplexer
- ♦ Internal 4.096V or External Reference
- **♦ Two Power-Down Modes**
- ♦ Internal or External Clock
- ♦ 24-Pin Narrow PDIP or 28-Pin SSOP Packages

Typical Operating Circuit



Pin Configurations appear at end of data sheet.

SPI and QSPI are trademarks of Motorola. Inc. MICROWIRE is a trademark of National Semiconductor Corp.

NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND	0.3V to +6V
AGND to DGND	0.3V to +0.3V
CH0-CH7 to AGND	±16.5V
REF, REFADJ to AGND	0.3V to $(V_{DD} + 0.3V)$
SSTRB, DOUT to DGND	
SHDN, CS, DIN, SCLK to DGND	0.3V to +6V
Max Current into Any Pin	50mA
Continuous Power Dissipation ($T_A = +$	70°C)
24-Pin Narrow DIP (derate 13.33mW/	°C above +70°C)1067mW
28-Pin SSOP (derate 9.52mW/°C abo	ove +70°C)762mW

Operating Temperature Ranges	
MAX127_C	0°C to +70°C
MAX127_E	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}$ = +5.0V ±5%; unipolar/bipolar range; external reference mode, V_{REF} = +4.096V; 4.7 μ F at REF; external clock; f_{CLK} = 2.0MHz, 50% duty cycle (MAX127_A); 18 clock/conversion cycle, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are T_A = +25°C.)

PARAMETER	SYMBOL		MIN	TYP	MAX	UNITS	
ACCURACY (Note 1)		•		1			
Resolution				12			Bits
Integral Naminagait.	INII	MAX127_A				±0.5	LCD
Integral Nonlinearity	INL	MAX127_B				±1.0	LSB
Differential Nonlinearity	DNL	No missing co	odes over temperature			±1	LSB
		Unipolar	MAX127_A			±3	
Offset Error		Onipolai	MAX127_B			±5	LSB
Oliset Elloi		Bipolar	MAX127_A			±5	LSB
		ырогаг	MAX127_B			±10	
Channel-to-Channel Offset Error		Unipolar			±0.1		LSB
Matching		Bipolar		±0.3		LJD	
Gain Error (Note 2)		Unipolar	MAX127_A			±7	
		Опрова	MAX127_B			±10	LSB
Gain Entit (Note 2)		Bipolar	MAX127_A			±7	
		MAX127_B				±10	
Gain Error Temperature		Unipolar, exte	rnal reference		±3		ppm/°C
Coefficient (Note 2)		Bipolar, exterr	nal reference		±5		ррпі, с
DYNAMIC SPECIFICATIONS (10k (MAX127_B), f _{SAMPLE} = 100ksps			-р (MAX1270), or ±4.096Vp.	P (MAX1271), fsampl	E = 110ks	sps
Signal-to-Noise + Distortion Ratio	SINAD			70			dB
Total Harmonic Distortion	THD	Up to the 5th harmonic			-87	-78	dB
Spurious-Free Dynamic Range	SFDR			80			dB
Channel-to-Channel Crosstalk		50kHz (Note 3	3)		-86		dB
Charmer-to-Charmer Crosstaik		DC, $V_{IN} = \pm 16.5V$			-96		uв
Aperture Delay		External clock	mode		15		ns
Aperture Jitter		External clock	mode		<50		ps
Aperture Jillei		Internal clock	mode		10		ns

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +5.0V \pm 5\%;$ unipolar/bipolar range; external reference mode, $V_{REF} = +4.096V;$ 4.7 μF at REF; external clock; $f_{CLK} = 2.0MHz$, 50% duty cycle (MAX127_A); 18 clock/conversion cycle, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDITIONS			MIN	TYP	MAX	UNITS	
ANALOG INPUT									
Track/Hold Acquisition Time	+	MAX127_A, f _{CLK} = 1.8MHz						3.3	116
Track/Hold Acquisition Time	t _{ACQ}	MAX127_B, f _{CLF}	< = 2.0N	1Hz				3.0	μs
				±10V range	or ±V _{REF}		5		
6 116' 15 1111		0.15.11.6		±5V o range	r ±V _{REF} /2		2.5		N 41 1
Small-Signal Bandwidth		-3dB rolloff		0 to 1 V _{REF}	OV or 0 to range		2.5		MHz
					V or 0 to 2 range		1.25		
			NA V/4	270	RNG = 1	0		10	
		Unipolar (BIP =	MAX1	2/0	RNG = 0	0		5	
		0), Table 3			RNG = 1	0		V _{REF}	
			MAX1271		RNG = 0	0		V _{REF} /2	1
Input Voltage Range	VIN	Bipolar (BIP = 1), Table 3			RNG = 1	-10		+10	
(Table 3)			MAX1	270	RNG = 0	-5		+5	V
					RNG = 1	-V _{REF}		+V _{REF}	
			MAX1	271	RNG = 0	-V _{REF} /2		+V _{REF} /	
			D 4 0 3/4	070	0 to 10V range	-10		+720	
		Unipolar	MAX1	270	0 to 5V range	-10		+360	
			MAX1	271		-10	0.1	+10	
Input Current	I _{IN}		MAX1:	270	±10V range	-1200		+720	μΑ
					±5V range	-600		+360	
		Bipolar	MAX1:	071	±V _{REF} range	-1200		+10	
			IVIAA I.	∠ <i>I</i> I	±V _{REF} /2 range	-600		+10	
Dynamic Resistance	ΔV _{IN} /ΔI _{IN}	Unipolar					21		kΩ
Dynamic Resistance	Δνηγαίη	Bipolar					16		K77
Input Capacitance		(Note 4)	-					40	рF

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}$ = +5.0V ±5%; unipolar/bipolar range; external reference mode, V_{REF} = +4.096V; 4.7 μ F at REF; external clock; f_{CLK} = 2.0MHz, 50% duty cycle (MAX127_A); 18 clock/conversion cycle, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are T_A = +25°C.)

PARAMETER	SYMBOL	CON	MIN	TYP	MAX	UNITS		
INTERNAL REFERENCE		-					•	
REF Output Voltage	V _{REF}	$T_A = +25^{\circ}C$		4.076	4.096	4.116	V	
DEE O	TO 1/	MAX1270_C/MAX12	71_C	İ	±15		10.0	
REF Output Tempco	TC V _{REF}	MAX1270_E/MAX12	71_E		±30		ppm/°C	
Output Short-Circuit Current					30		mA	
Load Regulation		0 to 0.5mA output co	urrent (Note 5)			10	mV	
Capacitive Bypass at REF				4.7			μF	
Capacitive Bypass at REFADJ				0.01			μF	
REFADJ Output Voltage				2.465	2.500	2.535	V	
REFADJ Adjustment Range		Figure 1			±1.5		%	
Buffer Voltage Gain					1.638		V/V	
REFERENCE INPUT (Reference	buffer disabl	ed, reference input a	pplied to REF)				•	
Input Voltage Range				2.40		4.18	V	
		1.101/	Normal or STBYPD	İ		400		
Input Current		$V_{REF} = 4.18V$	FULLPD			1	μΑ	
		1 101	Normal or STBYPD	10			kΩ	
Input Resistance		$V_{REF} = 4.18V$	FULLPD	4.18			$M\Omega$	
REFADJ Threshold for Buffer Disable				V _{DD} - 0.5			V	
POWER REQUIREMENT	- I	•		I.			1	
Supply Voltage	V _{DD}			4.75		5.25	V	
			Bipolar range			18		
		Normal	Unipolar range		6	10	mA	
Supply Current	IDD	STBYPD power-dow	n mode (Note 6)		700	850		
		FULLPD power-dow	n mode		120	220	μΑ	
Power-Supply Rejection	0000	External reference =	4.096V		±0.1	±0.5	1.00	
Ratio (Note 7)	PSRR	Internal reference			±0.5		LSB	
TIMING	·!	1		II.			1.	
5.1		MAX127_A		0.1		1.8		
External Clock Frequency Range	fsclk	MAX127_B				2.0	MHz	
		External clock mode	MAX127_A	3.3				
Acquisition Phase		(Note 8)	MAX127_B	3.0			μs	
		Internal clock mode,	Figure 9	3		5		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +5.0V \pm 5\%; unipolar/bipolar range; external reference mode, V_{REF} = +4.096V; 4.7 \mu F$ at REF; external clock; $f_{CLK} = 2.0 MHz$, 50% duty cycle (MAX127_A); 18 clock/conversion cycle, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are $T_A = +25$ °C.)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
		External clock mode	MAX127_A	6.6			
Conversion Time	tconv	(Note 8)	MAX127_B	6.0			μs
		Internal clock mode, Fig	gure 9	6	7.7	11	
		External clock mode	MAX127_A			100	
Throughput Rate		External clock mode	MAX127_B			110	ksps
		Internal clock mode				43	
Bandgap Reference Startup Time		Power-up (Note 9)			200		μs
Reference Buffer Settling Time		To 0.1mV, REF bypass capacitor fully	C _{REF} = 4.7µF		8		ms
Reference builter Settling Time		discharged	C _{REF} = 33µF		60		1115
DIGITAL INPUTS (DIN, SCLK, CS,	and SHDN)						
Input High Threshold Voltage	VIH					2.4	V
Input Low Threshold Voltage	VIL			0.8			V
Input Hysteresis	V _{HYS}				0.2		V
Input Leakage Current	I _{IN}	$V_{IN} = 0$ to V_{DD}		-10		+10	μΑ
Input Capacitance	CIN	(Note 4)				15	pF
DIGITAL OUTPUTS (DOUT, SSTR	B)						
Output Voltage Low	VOL	ISINK = 5mA			0.4	V	
Output Voltage Low	VOL	ISINK = 16mA			0.4		
Output Voltage High	VoH	ISOURCE = 0.5mA		V _{DD} - 0.5			V
Tri-State Leakage Current	ΙL	$\overline{\text{CS}} = V_{\text{DD}}$		-10		+10	μΑ
Tri-State Output Capacitance	Cout	$\overline{CS} = V_{DD}$ (Note 4)				15	pF

TIMING CHARACTERISTICS


 $(V_{DD}$ = +4.75V to +5.25V; unipolar/bipolar range; external reference mode, V_{REF} = +4.096V; 4.7 μ F at REF; external clock; f_{CLK} = 2.0MHz (MAX127_B); f_{CLK} = 1.8MHz (MAX127_A); T_{A} = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are T_{A} = +25°C.) (Figures 2, 5, 7, 10)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIN to SCLK Setup	t _{DS}		100			ns
DIN to SCLK Hold	t _{DH}				0	ns
SCLK Fall to Output Data Valid	t _{DO}		20		170	ns
CS Fall to Output Enable	t _{DV}	$C_{LOAD} = 100pF$			120	ns
CS Rise to Output Disable	t _{TR}	$C_{LOAD} = 100pF$			100	ns
CS to SCLK Rise Setup	tcss		100			ns
CS to SCLK Rise Hold	tcsh		0			ns
SCLK Pulse-Width High	tсн		200			ns
SCLK Pulse-Width Low	tcL		200			ns
SCLK Fall to SSTRB	tsstrb	$C_{LOAD} = 100pF$			200	ns
CS to SSTRB Output Enable	tsdv	C _{LOAD} = 100pF, external clock mode only			200	ns
CS to SSTRB Output Disable	tstr	C _{LOAD} = 100pF, external clock mode only			200	ns
SSTRB Rise to SCLK Rise	tsck	Internal clock mode only (Note 4)	0			ns

- **Note 1:** Accuracy specifications tested at V_{DD} = +5.0V. Performance at power-supply tolerance limit is guaranteed by power-supply rejection test.
- Note 2: External reference: V_{REF} = 4.096V, offset error nulled. Ideal last-code transition = FS 3/2 LSB.
- Note 3: Ground "on" channel; sine wave applied to all "off" channels. $V_{IN} = \pm 5V$ (MAX1270), $V_{IN} = \pm 4V$ (MAX1271).
- Note 4: Guaranteed by design, not production tested.
- Note 5: Use static external loads during conversion for specified accuracy.
- Note 6: Tested using internal reference.
- Note 7: PSRR measured at full scale. Tested for the ±10V (MAX1270) and ±4.096V (MAX1271) input ranges.
- Note 8: Acquisition phase and conversion time are dependent on the clock period; clock has 50% duty cycle (Figure 6).
- Note 9: Not production tested. Provided for design guidance only.

Typical Operating Characteristics


(Typical Operating Circuit, $V_{DD} = +5V$; external reference mode, $V_{REF} = +4.096V$; $4.7\mu F$ at REF; external clock, $f_{CLK} = 2MHz$; 110ksps; $T_A = +25^{\circ}C$, unless otherwise noted.)




Typical Operating Characteristics (continued)

(Typical Operating Circuit, V_{DD} = +5V; external reference mode, V_{REF} = +4.096V; 4.7 μ F at REF; external clock, f_{CLK} = 2MHz; 110ksps; T_A = +25°C, unless otherwise noted.)

AVERAGE SUPPLY CURRENT vs. CONVERSION RATE (USING STANDBY)



AVERAGE SUPPLY CURRENT vs. CONVERSION RATE (USING FULLPD)



Pin Description

	PIN		FUNCTION
PDIP	SSOP	NAME	FUNCTION
1	1	V_{DD}	+5V Supply. Bypass with a 0.1µF capacitor to AGND.
2, 4	2, 3	DGND	Digital Ground
3, 9, 22, 24	4, 7, 8, 11, 22, 24, 25, 28	N.C.	No Connection. No internal connection.
5	5	SCLK	Serial Clock Input. Clocks data in and out of serial interface. In external clock mode, SCLK also sets the conversion speed.
6	6	CS	Active-Low Chip-Select Input. Data is not clocked into DIN unless $\overline{\text{CS}}$ is low. When $\overline{\text{CS}}$ is high, DOUT is high impedance.
7	9	DIN	Serial Data Input. Data is clocked in on the rising edge of SCLK.
8	10	SSTRB	Serial Strobe Output. In internal clock mode, SSTRB goes low after the falling edge of the eighth SCLK and returns high when the conversion is done. In external clock mode, SSTRB pulses high for one clock period before the MSB decision. High impedance when \overline{CS} is high in external clock mode.
10	12	DOUT	Serial Data Output. Data is clocked out on the falling edge of SCLK. High impedance when $\overline{\text{CS}}$ is high.
11	13	SHDN	Shutdown Input. When low, device is in FULLPD mode. Connect high for normal operation.
12	14	AGND	Analog Ground
13–20	15–21, 23	CH0-CH7	Analog Input Channels
21	26	REFADJ	Bandgap Voltage-Reference Output/External Adjust Pin. Bypass with a 0.01µF capacitor to AGND. Connect to V _{DD} when using an external reference at REF.
23	27	REF	Reference-Buffer Output/ADC Reference Input. In internal reference mode, the reference buffer provides a 4.096V nominal output, externally adjustable to REFADJ. In external reference mode, disable the internal reference by pulling REFADJ to V _{DD} and applying the external reference to REF.




Figure 1. Reference-Adjust Circuit

Detailed Description

Converter Operation

The MAX1270/MAX1271 multirange, fault-tolerant ADCs use successive approximation and internal track/hold (T/H) circuitry to convert an analog signal to a 12-bit digital output. Figure 3 shows the block diagram of the MAX1270/MAX1271.

Analog-Input Track/Hold

The T/H enters tracking/acquisition mode on the falling edge of the sixth clock in the 8-bit input control word, and enters hold/conversion mode when the timed acquisition interval (six clock cycles, 3µs minimum) ends. In internal clock mode, the acquisition is timed by two external clock cycles and four internal clock cycles.




Figure 2. Output Load Circuit for Timing Characteristics

When operating in bipolar (MAX1270 and MAX1271) or unipolar mode (MAX1270) the signal applied at the input channel is rescaled through the resistor-divider network formed by R1, R2, and R3 (Figure 4); a low impedance (<4 Ω) input source is recommended to minimize gain error. When the MAX1271 is configured for unipolar mode, the channel input resistance (R_{IN}) becomes a fixed 5.12k Ω (typ). Source impedances below 15k Ω (0 to V_{REF}) and 5k Ω (0 to V_{REF}/2) do not significantly affect the AC performance of the ADC.

The acquisition time (t_{ACQ}) is a function of the source output resistance, the channel input resistance, and the T/H capacitance. Higher source impedances can be used if an input capacitor is connected between the analog inputs and AGND. Note that the input capacitor forms an RC filter with the input source impedance, limiting the ADC's signal bandwidth.




Figure 3. Block Diagram

Input Bandwidth

The ADC's input small-signal bandwidth depends on the selected input range and varies from 1.5MHz to 5MHz (see *Electrical Characteristics*). The MAX1270B/MAX1271B maximum sampling rate is 110ksps (100ksps for the MAX1270A/MAX1271A). By using undersampling techniques, it is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate.

To avoid high-frequency signals being aliased into the frequency band of interest, anti-aliasing filtering is recommended.

Input Range and Protection

The MAX1270/MAX1271 have software-selectable input ranges. Each analog input channel can be independently programmed to one of four ranges by setting the appropriate control bits (RNG, BIP) in the control byte (Table 1). The MAX1270 has selectable input ranges extending to $\pm 10V$ ($\pm V_{REF}$ x 2.441), while the MAX1271 has selectable input ranges extending to $\pm V_{REF}$. Figure 4 shows the equivalent input circuit.

A resistor network on each analog input provides $\pm 16.5 \text{V}$ fault protection for all channels. Whether or not the channel is on, this circuit limits the current going into or out of the pin to less than 2mA. This provides an added layer of protection when momentary overvoltages occur at the selected input channel, when a negative signal is applied to the input, and when the device is configured for unipolar mode. The overvoltage protection is active even if the device is in power-down mode or if $\text{V}_{DD} = 0$.

Digital Interface

The MAX1270/MAX1271 feature a serial interface that is fully compatible with SPI/QSPI and MICROWIRE devices. For SPI/QSPI, set CPOL = 0, CPHA = 0 in the SPI control registers of the microcontroller. Figure 5 shows detailed serial-interface timing information. See Table 1 for details on programming the input control byte.




Figure 4. Equivalent Input Circuit




Figure 5. Detailed Serial-Interface Timing

Table 1. Control-Byte Format

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)	
START	SEL2	SEL1	SEL0	RNG	BIP	PD1	PD0	
BIT	NAME			DES	CRIPTION			
7 (MSB)	START	First logic 1 aft	er CS goes low	defines the begi	nning of the cor	ntrol byte.		
6, 5, 4	SEL2, SEL1, SEL0	These 3 bits se	These 3 bits select the desired "on" channel (Table 2).					
3	RNG	Selects the full-	Selects the full-scale input voltage range (Table 3).					
2	BIP	Selects the unipolar or bipolar conversion mode (Table 3).						
1, 0 (LSB)	PD1, PD0	Select clock and power-down modes (Table 4).						

Table 2. Channel Selection

	1	1	1
SEL2	SEL1	SEL0	CHANNEL
0	0	0	CH0
0	0	1	CH1
0	1	0	CH2
0	1	1	CH3
1	0	0	CH4
1	0	1	CH5
1	1	0	CH6
1	1	1	CH7

Table 4. Power-Down and Clock Selection

PD1	PD0	MODE
0	0	Normal operation (always on), internal clock mode.
0	1	Normal operation (always on), external clock mode.
1	0	Standby power-down mode (STBYPD), clock mode unaffected.
1	1	Full power-down mode (FULLPD), clock mode unaffected.

Table 3. Range and Polarity Selection for MAX1270/MAX1271

RANGE AND POLARITY SELECTION FOR THE MAX1270						
INPUT RANGE	RNG	BIP	Negative FULL SCALE	ZERO SCALE (V)	FULL SCALE	
0 to +5V	0	0	_	0	V _{REF} x 1.2207	
0 to +10V	1	0		0	V _{REF} x 2.4414	
±5V	0	1	-V _{REF} x 1.2207	0	V _{REF} x 1.2207	
±10V	1	1	-V _{REF} x 2.4414	0	V _{REF} x 2.4414	
RANGE AND POLARITY SELECTION FOR THE MAX1271						
INPUT RANGE	RNG	BIP	Negative FULL SCALE	ZERO SCALE (V)	FULL SCALE	
0 to V _{REF} /2	0	0		0	V _{REF} /2	
0 to V _{REF}	1	0		0	V_{REF}	
±V _{REF} /2	0	1	-V _{REF} /2	0	V _{REF} /2	
±V _{REF}	1	1	-V _{REF}	0	V _{REF}	

Input Data Format

Input data (control byte) is clocked in at DIN at the rising edge of SCLK. \overline{CS} enables communication with the MAX1270/MAX1271. After \overline{CS} falls, the first arriving logic 1 bit represents the start bit (MSB) of the input control byte. The start bit is defined as:

The first high bit clocked into DIN with $\overline{\text{CS}}$ low anytime the converter is idle; e.g., after V_{DD} is applied.

OR

The first high bit clocked into DIN after bit 6 (D6) of a conversion in progress is clocked onto DOUT.

Output Data Format

Output data is clocked out on the falling edge of SCLK at DOUT, MSB first (D11). In unipolar mode, the output is straight binary. For bipolar mode, the output is two's complement binary. For output binary codes, refer to the *Transfer Function* section.

How to Start a Conversion

The MAX1270/MAX1271 use either an external serial clock or the internal clock to complete an acquisition and perform a conversion. In both clock modes, the external clock shifts data in and out. See Table 4 for details on programming clock modes.

The falling edge of $\overline{\text{CS}}$ does not start a conversion on the MAX1270/MAX1271; a control byte is required for each conversion. Acquisition starts after the sixth bit is programmed in the input control byte. Conversion starts when the acquisition time, six clock cycles, expires.

Keep $\overline{\text{CS}}$ low during successive conversions. If a start-bit is received after $\overline{\text{CS}}$ transitions from high to low, but before the output bit 6 (D6) becomes available, the current conversion will terminate and a new conversion will begin.

External Clock Mode (PD1 = 0, PD0 = 1)

In external clock mode, the clock shifts data in and out of the MAX1270/MAX1271 and controls the acquisition and conversion timings. When acquisition is done, SSTRB pulses high for one clock cycle and conversion begins. Successive-approximation bit decisions appear at DOUT on each of the next 12 SCLK falling edges (Figure 6). Additional SCLK falling edges will result in zeros appearing at DOUT. Figure 7 shows the SSTRB timing in external clock mode.

SSTRB and DOUT go into a high-impedance state when $\overline{\text{CS}}$ goes high; after the next $\overline{\text{CS}}$ falling edge, SSTRB and DOUT will output a logic low.

The conversion must be completed in some minimum time, or droop on the sample-and-hold capacitors may degrade conversion results. Use internal clock mode if the clock period exceeds 10 μ s, or if serial-clock interruptions could cause the conversion interval to exceed 120 μ s. The fastest the MAX1270/MAX1271 can run is 18 clocks per conversion in external clock mode, and with a clock rate of 2MHz, the maximum sampling rate is 111 ksps (Figure 8). In order to achieve maximum throughput, keep $\overline{\text{CS}}$ low, use external clock mode with a continuous SCLK, and start the following control byte after bit 6 (D6) of the conversion in progress is clocked onto DOUT.

If $\overline{\text{CS}}$ is low and SCLK is continuous, guarantee a start bit by first clocking in 18 zeros.




Figure 6. External Clock Mode—25 Clocks/Conversion Timing




Figure 7. External Clock Mode—SSTRB Detailed Timing




Figure 8. External Clock Mode—18 Clocks/Conversion Timing

Internal Clock Mode (PD1 = 0, PD0 = 0)

In internal clock mode, the MAX1270/MAX1271 generate their conversion clock internally. This frees the microprocessor from the burden of running the acquisition and the SAR conversion clock, and allows the conversion results to be read back at the processor's convenience, at any clock rate from 0 to typically 10MHz.

SSTRB goes low after the falling edge of the last bit (PD0) of the control byte has been shifted in, and returns high when the conversion is complete. Acquisition is completed and conversion begins on the falling edge of the 4th internal clock pulse after the control byte; conversion ends on the falling edge of the

16th internal clock pulse (12 internal clock cycle pulses are used for conversion). SSTRB will remain low for a maximum of 15µs, during which time SCLK should remain low for best noise performance. An internal register stores data while the conversion is in progress. The MSB of the result byte (D11) is present at DOUT starting at the falling edge of the last internal clock of conversion. Successive falling edges of SCLK will shift the remaining data out of this register (Figure 9). Additional SCLK edges will result in zeros on DOUT.

When internal clock mode is selected, SSTRB does not go into a high-impedance state when $\overline{\text{CS}}$ goes high. Pulling $\overline{\text{CS}}$ high prevents data from being clocked in and tri-states DOUT, but does not adversely affect a




Figure 9. Internal Clock Mode—20 SCLK/Conversion Timing




Figure 10. Internal Clock Mode—SSTRB Detailed Timing

conversion in progress. Figure 10 shows the SSTRB timing in internal clock mode.

Internal clock mode conversions can be completed with 13 external clocks per conversion but require a waiting period of 15µs for the conversion to be completed (Figure 11).

Most microcontrollers require that conversions occur in multiples of 8 SCLK clock cycles. Sixteen clock cycles per conversion (as shown in Figure 12) is typically the most convenient way for a microcontroller to drive the MAX1270/MAX1271.

Applications Information

Power-On Reset

The MAX1270/MAX1271 power up in normal operation (all internal circuitry active) and internal clock mode, waiting for a start bit. The contents of the output data register are cleared at power-up.

Internal or External Reference

The MAX1270/MAX1271 operate with either an internal or external reference. An external reference is connected to either REF or REFADJ (Figure 13). The REFADJ internal buffer gain is trimmed to 1.638V to provide 4.096V at REF from a 2.5V reference.




Figure 11. Internal Clock Mode—13 Clocks/Conversion Timing




Figure 12. Internal Clock Mode—16 Clocks/Conversion Timing

Internal Reference

The internally trimmed 2.50V reference is amplified through the REFADJ buffer to provide 4.096V at REF. Bypass REF with a 4.7 μ F capacitor to AGND and REFADJ with a 0.01 μ F capacitor to AGND (Figure 13a). The internal reference voltage is adjustable to $\pm 1.5\%$ (± 65 LSBs) with the reference-adjust circuit of Figure 1.

External Reference

To use the REF input directly, disable the internal buffer by tying REFADJ to VDD (Figure 13b). Using the REFADJ input eliminates the need to buffer the reference externally. When a reference is applied at REFADJ, bypass REFADJ with a 0.01µF capacitor to AGND. Note that when an external reference is applied at REFADJ, the voltage at REF is given by:

 $V_{REF} = 1.6384 \times V_{REFADJ} (2.4 < V_{REF} < 4.18)$

(Figure 13c). At REF and REFADJ, the input impedance is a minimum of $10k\Omega$ for DC currents. During conversions, an external reference at REF must be able to deliver $400\mu A$ DC load currents and must have an output impedance of 10Ω or less. If the reference has higher output impedance or is noisy, bypass REF with a $4.7\mu F$ capacitor to AGND as close to the chip as possible.

With an external reference voltage of less than 4.096V at REF or less than 2.5V at REFADJ, the increase in the ratio of RMS noise to the LSB value (full-scale / 4096) results in performance degradation (loss of effective bits).




Figure 13a. Internal Reference




Figure 13b. External Reference—Reference at REF




Figure 13c. External Reference—Reference at REFADJ

Power-Down Mode

To save power, configure the converter into low-current shutdown mode between conversions. Two programmable power-down modes are available in addition to a hardware shutdown. Select STBYPD or FULLPD by programming PD0 and PD1 in the input control byte (Table 4). When software power-down is asserted, it becomes effective only after the end of conversion. For example, if the control byte contains PD1 = 0, then the chip remains powered up. If PD1 = 1, then the chip powers down at the end of conversion. In all power-down modes, the interface remains active and conversion results can be read. Input overvoltage protection is active in all power-down modes.

The first logical 1 on DIN after $\overline{\text{CS}}$ falls is interpreted as a start condition, and powers up the MAX1270/MAX1271 from a software selected STBYPD or FULLPD condition.

For hardware-controlled power-down (FULLPD), pull SHDN low. When hardware shutdown is asserted, it becomes effective immediately, and any conversion in progress is aborted.

Choosing Power-Down Modes

The bandgap reference and reference buffer remain active in STBYPD mode, maintaining the voltage on the 4.7µF capacitor at REF. This is a DC state that does not degrade after power-down of any duration.

In FULLPD mode, only the bandgap reference is active. Connect a 33µF capacitor between REF and AGND to maintain the reference voltage between conversions and to reduce transients when the buffer is enabled and disabled. Throughput rates down to 1ksps can be achieved without allotting extra acquisition time for reference recovery prior to conversion. This allows conversion to begin immediately after power-up. If the discharge of the REF capacitor during FULLPD exceeds the desired limits for accuracy (less than a fraction of an LSB), run a STBYPD power-down cycle prior to starting conversions. Take into account that the reference buffer recharges the bypass capacitor at an 80mV/ms slew rate, and add 50µs for settling time.

Auto-Shutdown

Selecting STBYPD on every conversion automatically shuts down the MAX1270/MAX1271 after each conversion without requiring any start-up time on the next conversion.




Figure 14a. Unipolar Transfer Function

Transfer Function

Output data coding for the MAX1270/MAX1271 is binary in unipolar mode with 1 LSB = (FS / 4096) and two's complement binary in bipolar mode with 1 LSB = [(2 x | FS |) / 4096]. Code transitions occur halfway between successive-integer LSB values. Figures 14a and 14b show the input/output (I/O) transfer functions for unipolar and bipolar operations, respectively. For full-scale values, refer to Table 3.

Layout, Grounding, and Bypassing

Careful PC board layout is essential for best system performance. Use a ground plane for best performance. To reduce crosstalk and noise injection, keep analog and digital signals separate. Connect analog grounds and DGND in a star configuration to AGND. For noise-free operation, ensure the ground return from AGND to the supply ground is low impedance and as short as possible. Connect the logic grounds directly to the supply ground. Bypass VDD with 0.1 μ F and 4.7 μ F capacitors to AGND to minimize highand low-frequency fluctuations. If the supply is excessively noisy, connect a 5 Ω resistor between the supply and VDD, as shown in Figure 15.




Figure 14b. Bipolar Transfer Function





Figure 15. Power-Supply Grounding Connections

Pin Configurations



Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE	INL (LSB)
MAX1270AENG	-40°C to +85°C	24 Narrow PDIP	±0.5
MAX1270BENG	-40°C to +85°C	24 Narrow PDIP	±1
MAX1270AEAI	-40°C to +85°C	28 SSOP	±0.5
MAX1270BEAI	-40°C to +85°C	28 SSOP	±1
MAX1271ACNG	0°C to +70°C	24 Narrow PDIP	±0.5
MAX1271BCNG	0°C to +70°C	24 Narrow PDIP	±1
MAX1271ACAI	0°C to +70°C	28 SSOP	±0.5
MAX1271BCAI	0°C to +70°C	28 SSOP	±1
MAX1271AENG	-40°C to +85°C	24 Narrow PDIP	±0.5
MAX1271BENG	-40°C to +85°C	24 Narrow PDIP	±1
MAX1271AEAI	-40°C to +85°C	28 SSOP	±0.5
MAX1271BEAI	-40°C to +85°C	28 SSOP	±1


_Chip Information

TRANSISTOR COUNT: 4219 SUBSTRATE CONNECTED TO AGND

18 ______ **//**|**/**|**/**|**/**|


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)




Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



MILLIMETERS **INCHES** MAX MIN MAX MIN Ν lъ 0.239 0.249 6.07 6.33 14L D 0.239 0.249 6.33 16L D 0.278 0.289 7.07 7.33 20L D 0.317 0.328 8.07 8.33 24L D 0.397 0.407 10.07 10.33



MAX

1.99

0.21

0.38

0.20

5.38

- 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15 MM (.006").
- 3. CONTROLLING DIMENSION: MILLIMETERS.
- 4. MEETS JEDEC MO150.
- 5. LEADS TO BE COPLANAR WITHIN 0.10 MM.



21-0056 С

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.