

# Motion SPM<sup>®</sup> 5 Series FSB50550BB

# **General Description**

The FSB50550BB is an advanced Motion SPM 5 module providing a fully-featured, high-performance inverter output stage for AC Induction, BLDC and PMSM motors. These modules integrate optimized gate drive of the built-in MOSFETs (FRFET® technology) to minimize EMI and losses, while also providing multiple on-module protection features including under-voltage lockouts and thermal monitoring. The built-in high-speed HVIC requires only a single supply voltage and translates the incoming logic-level gate inputs to the high-voltage, high-current drive signals required to properly drive the module's internal MOSFETs. Separate open-source MOSFET terminals are available for each phase to support the widest variety of control algorithms.

#### **Features**


- Gate Driver Resistance  $R_{ON} = 4.5 \text{ k}\Omega$ ,  $R_{OFF} = 1.2 \text{ k}\Omega$
- Optimized for over 10 kHz Switching Frequency
- 500 V FRFET MOSFET 3-Phase Inverter with Gate Drivers and Protection
- Built-In Bootstrap Diodes Simplify PCB Layout
- Separate Open-Source Pins from Low-Side MOSFETs for Three-Phase Current-Sensing
- Active-HIGH Interface, Works with 3.3/5 V Logic, Schmitt-Trigger Input
- Optimized for Low Electromagnetic Interference
- HVIC Temperature-Sensing Built-In for Temperature Monitoring
- HVIC for Gate Driving and Under-Voltage Protection
- Isolation Rating: 1500 V<sub>rms</sub>/min.
- This Device is Pb-Free and is RoHS Compliant

### **Applications**

• 3-Phase Inverter Driver for Small Power AC Motor Drives

# **Related Source**

- RD-FSB50450AS Reference Design for Motion SPM 5 Series Ver.2.
- AN-9082 Motion SPM5 Series Thermal Performance by Contact <u>Pressure</u>



SPM5T-021/21LD CASE MODET

#### **MARKING DIAGRAM**

0

FSB50550BB ZKKXYY

FSB50550BB = Specific Device Code Z = Assembly Code

KK = Lot Run Traceability Code

XYY = Date Code

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

# **ORDERING INFORMATION**

Device	Device Marking	Package	Packing Type	Quantity
FSB50550BB	FSB50550BB	SPM5T-021 (Pb-Free)	Rail	15

# **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Rating	Unit
NVERTER PA	RT (Each MOSFET Unless Otherwise Specified	d)		
V <sub>DSS</sub>	Drain-Source Voltage of Each MOSFET		500	V
*I <sub>D 25</sub>	Each MOSFET Drain Current, Continuous	T <sub>C</sub> = 25°C	3.0	Α
*I <sub>D 80</sub>	Each MOSFET Drain Current, Continuous	T <sub>C</sub> = 80°C	1.9	Α
*I <sub>DP</sub>	Each MOSFET Drain Current, Peak	T <sub>C</sub> = 25°C, PW < 100 μs	7.0	Α
*I <sub>DRMS</sub>	Each FRFET Drain Current, Rms	T <sub>C</sub> = 80°C, F <sub>PWM</sub> < 20 kHz	1.3	A <sub>rms</sub>
CONTROL PA	RT (Each HVIC Unless Otherwise Specified)			
$V_{DD}$	Control Supply Voltage	Applied Between V <sub>DD</sub> and COM	20	V
V <sub>BS</sub>	High-side Bias Voltage	Applied Between V <sub>B</sub> and V <sub>S</sub>	20	V
V <sub>IN</sub>	Input Signal Voltage	Applied Between IN and COM	-0.3~V <sub>DD</sub> + 0.3	V
BOOTSTRAP	DIODE PART (Each Bootstrap Diode Unless O	therwise Specified.)		
$V_{RRMB}$	Maximum Repetitive Reverse Voltage		500	V
* I <sub>FB</sub>	Forward Current	T <sub>C</sub> = 25°C	0.5	Α
* I <sub>FPB</sub>	Forward Current (Peak)	T <sub>C</sub> = 25°C, Under 1 ms Pulse Width	2.0	Α
THERMAL RE	SISTANCE			
R <sub>th(j-c)Q</sub>	Junction to Case Thermal Resistance (Note 1)	Each FET under inverter operating condition (Note 1)	8.9	°C/W
TOTAL SYSTE	EM			
$T_J$	Operating Junction Temperature		-40~150	°C
T <sub>STG</sub>	Storage Temperature		-40~125	°C
V <sub>ISO</sub>	Isolation Voltage	60 Hz, Sinusoidal, 1 minute, Connect Pins to Heat Sink Plate	1500	V <sub>rms</sub>

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

NOTES:

- For the measurement point of case temperature T<sub>C</sub>, Please refer to Figure 4.
   Marking "\*" is calculation value or design factor.

# **PIN DESCRIPTIONS**

Pin No.	Pin Name	Pin Description
1	COM	IC Common Supply Ground
2	V <sub>B(U)</sub>	Bias Voltage for U-Phase High-Side MOSFET Driving
3	V <sub>DD(U)</sub>	Bias Voltage for U-Phase IC and Low-Side MOSFET Driving
4	IN <sub>(UH)</sub>	Signal Input for U-Phase High-Side
5	IN <sub>(UL)</sub>	Signal Input for U-Phase Low-Side
6	N.C	No Connection
7	V <sub>B(V)</sub>	Bias Voltage for V-Phase High Side MOSFET Driving
8	V <sub>DD(V)</sub>	Bias Voltage for V-Phase IC and Low Side MOSFET Driving
9	IN <sub>(VH)</sub>	Signal Input for V-Phase High-Side
10	IN <sub>(VL)</sub>	Signal Input for V-Phase Low-Side
11	N.C	No Connection
12	V <sub>B(W)</sub>	Bias Voltage for W-Phase High-Side MOSFET Driving
13	V <sub>DD(W)</sub>	Bias Voltage for W-Phase IC and Low-Side MOSFET Driving
14	IN <sub>(WH)</sub>	Signal Input for W-Phase High-Side
15	IN <sub>(WL)</sub>	Signal Input for W-Phase Low-Side
16	V <sub>TS</sub>	Output for HVIC Temperature Sensing
17	Р	Positive DC-Link Input
18	U, V <sub>S(U)</sub>	Output for U-Phase & Bias Voltage Ground for High-Side MOSFET Driving
19	N <sub>U</sub>	Negative DC-Link Input for U-Phase
20	N <sub>V</sub>	Negative DC-Link Input for V-Phase
21	V, V <sub>S(V)</sub>	Output for V-Phase & Bias Voltage Ground for High-Side MOSFET Driving
22	N <sub>W</sub>	Negative DC-Link Input for W-Phase
23	W, V <sub>S(W)</sub>	Output for W Phase & Bias Voltage Ground for High-Side MOSFET Driving




Figure 1. Pin Configuration and Internal Block Diagram (Bottom View)

# NOTE:

3. Source terminal of each low-side MOSFET is not connected to supply ground or bias voltage ground inside Motion SPM 5 product. External connections should be made as indicated in Figure 3.

Symbol	Parameter	Test Conditions			Тур.	Max.	Unit		
INVERTE	R PART (Each MOSFET Unless Otherwise	Specified)							
BV <sub>DSS</sub>	Drain – Source Breakdown Voltage	V <sub>IN</sub> = 0 V, I <sub>D</sub> = 1 mA (Note 4)			-	-	V		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>IN</sub> = 0 V, V <sub>DS</sub> = 500 \	V <sub>IN</sub> = 0 V, V <sub>DS</sub> = 500 V		-	1	mA		
R <sub>DS(on)</sub>	Static Drain – Source Turn–On Resistance	$V_{DD} = V_{BS} = 15 \text{ V}, V_{IN}$	V <sub>DD</sub> = V <sub>BS</sub> = 15 V, V <sub>IN</sub> = 5 V, I <sub>D</sub> = 1.2 A		2.3	3.0	Ω		
V <sub>SD</sub>	Drain – Source Diode Forward Voltage	V <sub>DD</sub> = V <sub>BS</sub> = 15 V, V <sub>IN</sub>	<sub>I</sub> = 0 V, I <sub>D</sub> = -1.2 A	-	-	1.3	V		
t <sub>ON</sub>	Switching Times		V <sub>PN</sub> = 300 V, V <sub>DD</sub> = V <sub>BS</sub> = 15 V, I <sub>D</sub> = 1.2 A		780	1100	ns		
t <sub>OFF</sub>	1	$V_{IN} = 0 V \leftrightarrow 5 V$ , Induce High- and Low-Side I	ctive Load L = 3 mH MOSFET Switching	1001	1660	2300	ns		
t <sub>rr</sub>	1	(Note 5)		_	230	-	ns		
E <sub>ON</sub>	1			_	69	-	μJ		
E <sub>OFF</sub>	1			_	17	-	μJ		
RBSOA	Reverse Bias Safe Operating Area	$V_{DS} = BV_{DSS}, T_J = 15$	$V_{PN}$ = 400 V, $V_{DD}$ = $V_{BS}$ = 15 V, $I_{D}$ = $I_{DP}$ , $V_{DS}$ = $BV_{DSS}$ , $T_{J}$ = 150°C High– and Low–Side MOSFET Switching (Note 6)			Full Square			
CONTRO	L PART (Each HVIC Unless Otherwise Spe	, , , , , , , , , , , , , , , , , , ,		ı	T		ı		
$I_{QDD}$	Quiescent V <sub>DD</sub> Current	V <sub>DD</sub> = 15 V, V <sub>IN</sub> = 0 V	Applied between V <sub>DD</sub> and COM	-	_	200	μΑ		
$I_{QBS}$	Quiescent V <sub>BS</sub> Current	V <sub>BS</sub> = 15 V, V <sub>IN</sub> = 0 V	$ \begin{array}{c} \text{Applied between } V_{B(U)} - U, \\ V_{B(V)} - V, \ V_{B(W)} - W \end{array} $	_	-	100	μΑ		
I <sub>PDD</sub>	Operating V <sub>DD</sub> Supply Current	V <sub>DD</sub> – COM	V <sub>DD</sub> = 15 V, f <sub>PWM</sub> = 20 kHz, duty = 50%, Applied to One PWM Signal Input for Low–Side	-	-	900	μΑ		
I <sub>PBS</sub>	Operating V <sub>BS</sub> Supply Current	$\begin{aligned} &V_{B(U)} - V_{S(U)}, \\ &V_{B(V)} - V_{S(V)}, \\ &V_{B(W)} - V_{S(W)} \end{aligned}$	$\begin{split} &V_{DD} = V_{BS} = 15 \text{ V,} \\ &f_{PWM} = 20 \text{ kHz,} \\ &\text{Duty} = 50\%, \text{Applied to} \\ &\text{One PWM Signal Input} \\ &\text{for High-Side} \end{split}$	-	-	800	μА		
UV <sub>DDD</sub>	Low-Side Under-Voltage Protection	V <sub>DD</sub> Under-Voltage P	rotection Detection Level	7.4	8.0	9.4	V		
UV <sub>DDR</sub>	(Figure 8)	V <sub>DD</sub> Under-Voltage P	rotection Reset Level	8.0	8.9	9.8	V		
UV <sub>BSD</sub>	High-Side Under-Voltage Protection	V <sub>BS</sub> Under-Voltage Pr	V <sub>BS</sub> Under-Voltage Protection Detection Level		8.0	9.4	V		
UV <sub>BSR</sub>	(Figure 9)	V <sub>BS</sub> Under-Voltage Pr	V <sub>BS</sub> Under-Voltage Protection Reset Level		8.9	9.8	V		
V <sub>TS</sub>	HVIC Temperature Sensing Voltage Output	V <sub>DD</sub> = 15 V, T <sub>HVIC</sub> = 2	V <sub>DD</sub> = 15 V, T <sub>HVIC</sub> = 25°C (Note 7)		790	980	mV		
V <sub>IH</sub>	ON Threshold Voltage	Logic HIGH Level	Applied between V <sub>IN</sub> and	_	-	2.9	V		
V <sub>IL</sub>	OFF Threshold Voltage	Logic LOW Level	COM	0.8	_	-	V		
R <sub>ON</sub>	Gate Driver ON Output Resistance	'		3.6	4.5	5.4	kΩ		
R <sub>OFF</sub>	Gate Driver OFF Output Resistance			0.96	1.2	1.44	kΩ		
воотѕт	RAP DIODE PART (Each Bootstrap Diode l	Jnless Otherwise Specifi	ed)						
$V_{FB}$	Forward Voltage	I <sub>F</sub> = 0.1 A, T <sub>C</sub> = 25°C	I <sub>F</sub> = 0.1 A, T <sub>C</sub> = 25°C (Note 8)		2.5	-	V		
t <sub>rrB</sub>	Reverse Recovery Time	I <sub>F</sub> = 0.1 A, T <sub>C</sub> = 25°C	I <sub>F</sub> = 0.1 A, T <sub>C</sub> = 25°C		80	-	ns		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

# RECOMMENDED OPERATING CONDITION

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{PN}$	Supply Voltage	Applied between P and N	-	300	400	V
$V_{DD}$	Control Supply Voltage	Applied between V <sub>DD</sub> and COM	13.5	15.0	18.5	V
V <sub>BS</sub>	High-Side Bias Voltage	Applied between V <sub>B</sub> and V <sub>S</sub>	13.5	15.0	18.5	V
V <sub>IN(ON)</sub>	Input ON Threshold Voltage	Applied between V <sub>IN</sub> and COM	3.0	-	$V_{DD}$	V
V <sub>IN(OFF)</sub>	Input OFF Threshold Voltage		0	-	0.6	V
t <sub>dead</sub>	Blanking Time for Preventing Arm-Short	$V_{DD} = V_{BS} = 13.5 \sim 16.5 \text{ V}, T_{J} \le 150 ^{\circ}\text{C}$	2	-	-	μs
		V <sub>DD</sub> = V <sub>BS</sub> = 12.3~14.4 V, T <sub>J</sub> ≤ 150°C	1	-	-	μS
f <sub>PWM</sub>	PWM Switching Frequency	T <sub>J</sub> ≤ 150°C	-	15	-	kHz

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.




Figure 2. Built in Bootstrap Diode Characteristics (Typical)

# NOTES:


- 4. BV<sub>DSS</sub> is the absolute maximum voltage rating between drain and source terminal of each MOSFET inside Motion SPM 5 product. V<sub>PN</sub> should be sufficiently less than this value considering the effect of the stray inductance so that V<sub>PN</sub> should not exceed BV<sub>DSS</sub> in any case.
- 5. t<sub>ON</sub> and t<sub>OFF</sub> include the propagation delay of the internal drive IC. Listed values are measured at the laboratory test condition, and they can be different according to the field applications due to the effect of different printed circuit boards and wirings. Please see Figure 6 for the switching time definition with the switching test circuit of Figure 7.
- 6. The peak current and voltage of each MOSFET during the switching operation should be included in the Safe Operating Area (SOA). Please see Figure 7 for the RBSOA test circuit that is same as the switching test circuit.
- 7. Vts is only for sensing-temperature of module and cannot shutdown MOSFETs automatically.
- 8. Built in bootstrap diode includes around 15  $\Omega$  resistance characteristic. Please refer to Figure 2.

These values depend on PWM control algorithm \* Example Circuit: V phase +15 V HIN LIN Output Note VDD VΒ Inverte 0 0 Ζ Both FRFET Off Output HIN НΩ 0 0 Low side FRFET Or MCU LIN VS High side FRFET On 1 0  $V_{DC}$  $C_3$ СОМ LO Forbidden Shoot through 1 1 Open Open Same as (0,0) One Leg Diagram of Motion SPM 5 Product 10 \* Example of Bootstrap Parameters  $C_1 = C_2 = 1 \mu F$  Ceramic Capacitor

Figure 3. Recommended MCU Interface and Bootstrap Circuit with Parameters

# NOTES:

- Parameters for bootstrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above.
- 10. RC-coupling (R<sub>5</sub> and C<sub>5</sub>) and C<sub>4</sub> at each input of Motion SPM and MCU (Indicated as Dotted Lines) may be used to prevent improper signal due to surge-noise.
- 11. Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge-voltage. Bypass capacitors such as C<sub>1</sub>, C<sub>2</sub> and C<sub>3</sub> should have good high-frequency characteristics to absorb high-frequency ripple-current.



**Figure 4. Case Temperature Measurement** 

# NOTE:

12. Attach the thermocouple on top of the heat-sink of SPM 5 package (between SPM 5 package and heatsink if applied) to get the correct temperature measurement.




Figure 5. Temperature Profile of V<sub>TS</sub> (Typical)




Figure 6. Switching Time Definitions




Figure 7. Switching and RBSOA (Single-Pulse) Test Circuit (Low-side)




Figure 8. Under-Voltage Protection (Low-Side)




Figure 9. Under-Voltage Protection (High-Side)




Figure 10. Example of Application Circuit

# NOTES:

- 13. About pin position, refer to Figure 1.
- 14. RC-coupling (R<sub>5</sub> and C<sub>5</sub>, R<sub>4</sub> and C<sub>6</sub>) and C<sub>4</sub> at each input of Motion SPM 5 product and MCU are useful to prevent improper input signal caused by surge-noise.
- 15. The voltage-drop across  $R_3$  affects the low-side switching performance and the bootstrap characteristics since it is placed between COM and the source terminal of the low-side MOSFET. For this reason, the voltage drop across  $R_3$  should be less than 1 V in the steady-state.
- 16. Ground-wires and output terminals, should be thick and short in order to avoid surge-voltage and malfunction of HVIC.
- 17. All the filter capacitors should be connected close to Motion SPM 5 product, and they should have good characteristics for rejecting high-frequency ripple current.

SPM and FRFET are registered trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





SPM5T-021 / 21LD, PDD STD, FULL PACK, DOUBLE DIP TYPE


CASE MODET


ISSUE O

**DATE 31 JAN 2017** 









NOTES: UNLESS OTHERWISE SPECIFIED

A) THIS PACKAGE DOES NOT COMPLY

TO ANY CURRENT PACKAGING STANDARD

B) ALL DIMENSIONS ARE IN MILLIMETERS

C) DIMENSIONS ARE EXCLUSIVE OF BURRS,

MOLD FLASH, AND TIE BAR EXTRUSIONS

D) ( ) IS REFERENCE

DOCUMENT NUMBER:	98AON13549G	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SPM5T-021 / 21LD, PDD S	SPM5T-021 / 21LD, PDD STD, FULL PACK, DOUBLE DIP TYPE		

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales