

# EVAL-AD5676SDZ/ EVAL-AD5676RSDZ User Guide UG-814

One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com

### Evaluating the AD5676/AD5676R Octal, 16-Bit nanoDAC+

### **FEATURES**

Full featured evaluation board for the AD5676/AD5676R Various link options

PC control in conjunction with the Analog Devices, Inc., EVAL-SDP-CB1Z system demonstration platform (SDP)

#### **EVALUATION KIT CONTENTS**

EVAL-AD5676SDZ/EVAL-AD5676RSDZ evaluation board

#### ADDITIONAL EQUIPMENT AND SOFTWARE NEEDED

EVAL-SDP-CB1Z SDP board, includes a USB cable Bench power supply (6 V dc) PC running Windows 7 or later with USB 2.0 port

#### **ONLINE RESOURCES**

Documents Needed AD5676/AD5676R data sheet EVAL-AD5676SDZ/EVAL-AD5676RSDZ user guide Required Software ACE software

### **GENERAL DESCRIPTION**

This user guide details the operation of the evaluation boards for the AD5676/AD5676R octal channel, voltage output digital-to-analog converter (DAC).

The EVAL-AD5676SDZ/EVAL-AD5676RSDZ evaluation boards help users to quickly prototype new AD5676/AD5676R circuits and reduce design time. The AD5676/AD5676R operate from a single 2.7 V to 5.5 V supply. The AD5676R has an internal 2.5 V reference giving a maximum output voltage of 2.5 V or 5 V. The AD5676 does not have an internal reference; therefore, an ADR431 is provided on-board as a 2.5 V reference source. A different reference voltage can be applied via the EXT\_REF SMB connector, if required.

Full data on the AD5676/AD5676R are available in the respective product data sheets, available from Analog Devices, which should be consulted in conjunction with this user guide when using the evaluation boards.

The evaluation boards interface to the USB port of a PC via the SDP board. The Analysis Control Evaluation (ACE) software is available for use with the evaluation board to allow the user to program the AD5676/AD5676R.

The evaluation boards are compatible with the EVAL-SDP-CB1Z Blackfin<sup>®</sup> SDP controller board (SDP-B), which is available for order on the Analog Devices website at www.analog.com.

# TABLE OF CONTENTS

Features	1
Evaluation Kit Contents	1
Additional Equipment and Software Needed	1
Online Resources	1
General Description	1
Revision History	2
Typical Evaluation Setup	3
Getting Started	4
Installing the Software	4
Initial Setup	4
Block Diagram And Description	5

### **REVISION HISTORY**

### 5/2017—Rev. 0 to Rev. A

Changes to Features Section, Additional Equipment and
Software Needed Section, Online Resources Section, and
General Description Section
Changes to Installing the Software Section, Changed Evaluation
Board Setup Procedures Section to Initial Set-Up Section 4
Added Figure 3 and Figure 4; Renumbered Sequentially
Added Block Diagram and Description Section and Figure 4 5
Added Table 1; Renumbered Sequentially
Added Memory Map Section, Figure 5, and Figure 6 6
Deleted How to Use the Software Section
Changes to Table 4 12

#### 3/2015—Revision 0: Initial Version

Memory Map	6
Evaluation Board Hardware	7
Power Supplies	7
Input Signals	7
Output Signals	7
Link Configuration Options	8
Setup Conditions	8
Evaluation Board Circuitry	9
Evaluation Board Schematics	
Bill of Materials	

# **TYPICAL EVALUATION SETUP**



Figure 1.

### **GETTING STARTED** INSTALLING THE SOFTWARE

The EVAL-AD5676SDZ and EVAL-AD5676RSDZ evaluation boards use the Analog Devices ACE software. ACE is a desktop software application that allows the evaluation and control of multiple evaluation systems.

The ACE installer installs necessary SDP drivers and .NET Framework 4 by default. Install ACE before connecting the SDP board to the USB port of the PC to ensure that the SDP board is recognized when it connects to the PC. Use the following link to download the software, and access full instructions on how to install and use this software: http://www.analog.com/ace.

After the installation is finished, the EVAL-AD5676SDZ and EVAL-AD5676RSDZ evaluation board plug-ins appear when you open ACE.

### **INITIAL SETUP**

To set up the evaluation board, take the following steps:

- 1. Connect the evaluation board to the SDP-B board and connect the USB cable between the SDP-B board and the PC.
- Power the SDP-B and evaluation board by connecting 6 V dc to the J3 connector.
- 3. Run the ACE application. The EVAL-AD5676SDZ/ EVAL-AD5676RSDZ board plug-ins appear in the attached hardware section of the Start tab.
- 4. Double-click on the board plug-in to open the board view seen in Figure 2.
- 5. The chip block diagram can be accessed by double-clicking on the AD5676 or AD5676R chip. This view provides a basic representation of functionality of the board. The main functions are labeled in Figure 3.



Figure 2. Board View of the EVAL-AD5676RSDZ



Figure 3. Chip Block Diagram View for the AD5676R

# **BLOCK DIAGRAM AND DESCRIPTION**

The EVAL-AD5676SDZ/EVAL-AD5676RSDZ software is organized so that it appears similar to the functional block diagram shown in the data sheets. In this way, it is easy to correlate the functions on the board with the description in the data sheets. A full description of each block, register, and its settings is given in the AD5676/AD5676R data sheets. Some of the blocks and their functions are described here as they pertain to the evaluation board. The full screen block diagram is shown in Figure 4 and Table 1 describe the functionality of each block.



Figure 4. Block Diagram with Labels

Label	Function
A	The configuration wizard sets up the initial configuration for the board. From the <b>Output Gain</b> drop-down menu, the reference gain case be selected. A gain of 1 is the default. After setting up the initial configuration, click <b>Apply</b> and the values are applied. These settings can be modified at any stage while testing.
В	The <b>GPIO</b> buttons act as external GPIO pulses to the LDAC and RESET pins. The <b>LDAC</b> button pushes data from both input registers (E) to the DAC registers (F). The <b>RESET</b> button clears all data from input registers and DAC registers. These buttons are live, so there is no need to click <b>Apply Changes</b> (K).
С	The <b>Command Option</b> drop-down menu selects how the data being transferred to the device affects the Input and DAC registers. After a data value is entered in an input register (see E), this menu determines if the data is transferred to the input register only, or to the channel input register (E) and channel DAC register (F).
D	The Change Page Display drop-down menu selects which page of 4 DAC channel settings are displayed
E	The input registers transfer 16-bit data word to the device. Upon clicking the <b>Apply Changes</b> (K), this 16-bit data word is transferred to the device.
F	The <b>DAC registers</b> display the value that is currently present in the DAC register on the device. The DAC registers can be updated by selecting the appropriate command option or by toggling <b>LDAC</b> (B).
G	Software reset returns the board and software to default values. This button is live, so there is no need to click Apply Changes.
Н	The Load LDAC buttons per channel control to control the loading of Input Register contents to the DAC Register.
I	The <b>DAC Configuration</b> options provide access to per channel configuration options such as power-down options and hardware LDAC mask setting.
J	Selecting enabled from the internal reference setting enables the on-chip reference for the board, if disabled is selected, an external reference must be applied. This control is only available on the AD5676R.
К	The <b>Apply Changes</b> button applies all modified values to the device. Note that if an evaluation board is not connected, values entered into the Input Registers are not transferred to the DAC registers.

# UG-814

### **MEMORY MAP**

All registers are fully accessible from the memory map tab; this allows registers to be edited at a bit level. The bits shaded in dark gray are read only bits and cannot be accessed from ACE; all other bits are toggled. **Apply Changes** is used to transfer data to the device. All changes here correspond to the block diagram; for example, if the internal register bit is enabled, it shows as enabled on the block diagram. Any bits or registers that are in bold are modified values that have not been transferred to the board. After **Apply Changes** is clicked, the data is transferred to the board.

Subsystem_2 +	EVAL-LD/9674	RS07 + 40547	6R + 42	DSE75E Marsory	Vap 常規型目型								
Start X System	× IVAL-AD	58768502 × J	4/256754	× 405516R.N	Verrory Map X								
Apply Charges	Arres Interest	Sent Al. In	P	Reset One									
Select View	2	1	Sebcar			de l'est Millor						_	_
@ Registers: ()	hir Tields	_		Address Pies)	Nene	Data Heal	_	-	Binar	-	-	-	
Berghorn Nas	on filter			1018	DACD, Input, Repister	1234	_	_	0 0	-	<u> </u>		1
lum timed (	interest Filler	_	•	2011	DACI_Input_Register	1394		_	8 0	-	<u> </u>	_	1
BR TANSIA			-	N12 N13	DAC2 (Input, Register DAC3, Input, Register	1294		0	_	1			1
Search for Fields			-	0013	DACS_Input_Register DACK_Input_Register	3000		_	0 0	_	فسنسرا أ		0
Results	6			3015	DACS Input, Register	3008	_	_	8 0	-			0
Read All	Read Selecte	d Reset Chi	-	gure 5	AD5676R Me	mory Map							
	Registers	d Reset Chi	p	Diff	2								-
	Registers	d Reset Chip	p	Diff	Seffware Defaults	Data (Hex)	-	_	inary				
	Registers	d Reset Chip	p	Diff	Seftware Defaults	Data (Hes) 1234	0	0	0	1	0		÷.,
	Registers	d Reset Chip	p	Diff	Seftware Defaults	Data (Hex)	-	_			0	0	÷.,
	Registers	d Reset Chip	p	Diff	Software Defaults rgister rgister	Data (Hes) 1234	0	0	0	1	<u> </u>		
	Registers	Address (Hex)		Diff Diff	Software Defaults rgister rgister ggitter	Data (Hes) 1234 0000	•	0	0	1	0	0	
	Registers	d Reset Chi Address (Hex 0010 0011 0012		Name DIFF	Software Defaults gister gister gister	Data (Hen) 1234 0000 0000	0 0	0	0 0	1 0 0	0	0	
Read All	Registers	d Reset Chi Address (Heat 0010 0011 0012 0013		Name Diff NACD_Input_Re NACD_Input_Re NACD_Input_Re	Software behauts glater gjater gjater	Data (Hen) 1234 0000 0000	0 0 0	0 0 0	0 0 0	1 0 0	0	0	
Read All	Registers	Address (Head 0010 0011 0012 0013 0014		Diff Name ACC_Input_Re ACC_Input_Re ACC_Input_Re ACC_Input_Re ACC_Input_Re	Software Defaults gister gister gister gister gister gister	Data (Here) 234 0000 0000 0000 0000	0 0 0	0 0 0	0 0 0 0	1 0 0	0	0	
Read All	Repisters  */-  *  *  *  *  *  *  *  *  *  *  *  *  *	Address (Her) 0010 0011 0012 0013 0014 0015		Name NACO_Input_Re NACO_Input_Re NACO_Input_Re NACO_Input_Re NACO_Input_Re	Software Defaults gister gister gister gister gister gister gister	Data (Hen) 1234 0000 0000 0000 0000 0000	0 0 0 0	0 0 0 0	0 0 0 0	1 0 0 0	0 0 0	0 0 0	
Read All	Registers	d Reset Chip Address (Hex) 0011 0012 0013 0014 0015 0016		Name NAME NAC0_Input_Re DAC0_Input_Re DAC2_Input_Re DAC2_Input_Re DAC3_Input_Re DAC4_Input_Re DAC4_Input_Re DAC4_Input_Re	Software Defaults gater gater gater gater gater gater gater gater gater	Data (Hen)  1234  0000  0000  0000  0000  0000  0000  0000	0 0 0 0 0	0 0 0 0	0 0 0 0 0	1 0 0 0 0	0 0 0 0	0 0 0 0	

Figure 6. AD5676R Memory Map with Unapplied Changes in DAC Input 0 Register

### **EVALUATION BOARD HARDWARE** POWER SUPPLIES

To use the evaluation board with the SDP-B board, a 6 V dc power supply is required, which is connected to Connector J3. The evaluation board can be used without the SDP-B board, in which case, the J1 and J2 connectors are used as the power supply inputs.

Both AGND and DGND inputs are provided on the board. The AGND and DGND planes are connected at one location close to the AD5676/AD5676R. It is recommended that AGND and DGND not be connected elsewhere in the system to avoid ground loop problems.

All supplies are decoupled to ground with 10  $\mu F$  tantalum and 0.1  $\mu F$  ceramic capacitors.

#### **Table 2. Power Supply Connectors**

<b>Connector Number</b>	Voltage
J1	External, VLOGIC supply
J2	Analog power supply, V <sub>CC</sub>
J3	6 V dc board positive power supply

### **INPUT SIGNALS**

When the SDP-B board is used to control the evaluation board, the digital input signals are applied to Connector J4. When the SDP-B board is not used, apply the digital signal to Connector J5.

### **OUTPUT SIGNALS**

The DAC output voltages are available on the SMB connectors, VOUT0 to VOUT7.



Figure 7. Evaluation Board Block Diagram

# LINK CONFIGURATION OPTIONS

Multiple link (LKx) options must be set correctly to select the appropriate operating setup before using the evaluation board. The functions of these options are described in Table 3.

### **SETUP CONDITIONS**

Before applying power and signals to the evaluation board, ensure that all link positions are as required by the operating mode. There are two modes in which to operate the evaluation

**Table 3. Link Functions** 

board. The evaluation boards can be operated in SDP controlled mode to be used with the SDP-B board, or the evaluation board can be used in standalone mode.

The Default Position column of Table 3 shows the default positions in which the links are set when the evaluation board is packaged. When the board is shipped, it is set up to operate with the SDP-B board in SDP controlled mode.

Link No.	Function	Default Position		
LK1	This link selects the DAC analog voltage source.	A		
	Position A selects the internal voltage source (INT_VCC) from the ADP3331 (U1).			
	Position B selects an external supply voltage (EXT_VCC).			
LK2	This link selects the DAC digital voltage source.	А		
	Position A selects the digital voltage source from the SDP-B board (V_IO).			
	Position B selects an external digital supply voltage (EXT_VLOGIC).			
LK3	This link selects the reference source.	A/B <sup>1</sup>		
	Position A selects the internal reference of the AD5676R as the reference source or an external reference source from the SMB connector EXT_REF. Use only Position A with the EVAL-AD5676RSDZ.			
	Position B selects U6 as the 2.5 V reference source. Do not use Position B with the EVAL-AD5676RSDZ.			
LK4	This link selects the RSTSEL setting of the AD5676/AD5676R.	А		
	Position A selects DAC power up to zero scale.			
	Position B selects DAC power up to midscale.			
LK5	This link sets the internal gain setting of the AD5676/AD5676R.			
	Position A selects software control of the gain via the SDP-B board.			
	Position B selects a gain of 0 V to $2 \times V_{REF}$ .			
	Position C selects a gain of 0 V to $V_{REF}$ .			

<sup>1</sup> Position A is the default for the EVAL-AD5676RSDZ. Position B is the default for the EVAL-AD5676SDZ.

## **EVALUATION BOARD CIRCUITRY**

The EVAL-AD5676SDZ/EVAL-AD5676RSDZ evaluation boards allow the function and performance of the AD5676/ AD5676R to be easily tested. Each evaluation board contains two voltage regulators that generate the analog and digital power supplies and that also power the SDP-B board, if it is connected. The two regulators are powered via a 6 V supply attached to Connector J3. Alternatively, a separate analog supply can be attached via Connector J2, and an external V<sub>LOGIC</sub> supply can be connected to Connector J1. Control of the AD5676/AD5676R is typically performed by the SDP-B board, which is attached to Connector J4. The SDP-B board allows the software provided with the kit to be used to load register values, set the voltage of the DAC outputs, and write to the control register of the AD5676/AD5676R. When the SDP-B board is not required, the control signals can be applied to the AD5676/AD5676R by connecting them to the relevant pins on Connector J5.

The DAC output voltages are available on the SMB connectors, VOUT0 to VOUT7.

# EVAL-AD5676SDZ/EVAL-AD5676RSDZ User Guide

# **EVALUATION BOARD SCHEMATICS**



Figure 8. EVAL-AD5676SDZ/EVAL-AD5676RSDZ Schematic, Page 1 of 2

EVAL-AD5676SDZ/EVAL-AD5676RSDZ User Guide

#### 12993-007 100 LO Old Vout2 VOUT3 V0UT5 V0UT6 VOUT7 VOUT4 VOUT1 $\rightarrow$ $\triangleright$ $\rightarrow$ þ þ þ þ þ þ R13 MDNP RIO DNP R6 R12 MDNP ē> TP5 ٩<u></u> ŝ 6d) VCC <u>+|C16</u> $\nabla$ ΓÞ C15 0.1uF C17 DNP C24 DNP C18 DNP C19 DNP NIN+ U6 ADR431BRZ COMP GND $\triangleright$ VOUT RIM EXT\_REF 년 건 1 14 $\triangleright$ V0UT3 19 VOUT6 10 20 VOUT4 C12 0.1uF VOUT2 VOUTO VOUT7 VOUT1 C9 10uF VREF 81 C10 U8 AD5676R М К. 5 12 vcc GND $\triangleright$ r. ار جا VLOGIC \) RSTSEL 0.1uF SCLK LDAC RESET GL1 Ξ¥ SYNC GAIN SDO SDI EXT\_VCC 5 17 14 Ľ C1 EXT\_VLOGIC 11 L I A A A ( in the second R9 10k $\sim$ R20 VV10k B B F F -<sup>82</sup> ặ g RESET -| I -[] DAC SCLK SCLK DOUT

Figure 9. EVAL-AD5676SDZ/EVAL-AD5676RSDZ Schematic, Page 2 of 2

#### Rev. A | Page 11 of 12

# UG-814

### **BILL OF MATERIALS**

#### Table 4.

Qty	Reference Designator	Description	Supplier/Part Number <sup>1</sup>
7	C1, C3, C5, C7 to C9, C16	Capacitor, Case A, 10 μF, 10 V	FEC 197-130
7	C2, C4, C6, C10 to C12, C15	Capacitor, 100 nF, 50 V, 0603	FEC 8820023
1	C14	Capacitor, 1 μF, 10 V, 0603	FEC 318-8840
17	C13, C17 to C19, C24 to C27, R5 to R7, R10, R12 to R16	Do not populate	Not inserted
3	J1 to J3	2-pin terminal block	FEC 151789
1	J4	120-way female connector	FEC 1324660 or Digikey H1219-ND
1	J5	10-pin (2 × 5), 0.1" header	FEC 1022244 (36-pin strip)
1	L1	Ferrite bead, 600 $\Omega$ at 100 MHz	Digikey 490-1024-1-ND
3	LK1 to LK3	Jumper block using 3-pin SIP header	FEC 1022248 and 150410
1	LK4	2-way link option	FEC 1022244
1	LK5	3-way link option	FEC 9331662
1	R1	Resistor, 1 MΩ, 0.063 W, 1%, 0603	Digikey RMCF1/161MFRCT-ND
1	R2	Resistor, 300 kΩ, 0.1 W, 1%, 0603	Digikey 541-300KHCT-ND
1	R3	Resistor, 1.5 Ω, 0.063 W, 5%, 0603	FEC 9331832
1	R4	Resistor, 0 Ω, 0805	FEC 9333681
4	R8, R9, R19, R20	10 kΩ, SMD, resistor	FEC 933-0399
2	R17, R18	100 kΩ, SMD, resistor	FEC 9330402
9	TP1 to TP9	Red test point	FEC 8731144 (pack)
1	U1	Adjustable LDO regulator	Analog Devices ADP3331ARTZ
1	U2	32k I <sup>2</sup> C serial EEPROM	FEC 1331330
1	U3	5 V, fixed, adjustable voltage regulator	Analog Devices ADP3367ARZ
1	U6	Ultralow noise XFET voltage reference	Analog Devices ADR431BRZ
1	U8	Octal,16-bit nanoDAC+	Analog Devices AD5676RARUZ or AD5676ARUZ
9	VOUT0 to VOUT7, EXT_REF	Straight PCB mount SMB jack, 50 $\Omega$	FEC 1206013

<sup>1</sup> FEC is Farnell Electronics Components.

#### ESD Caution ESD (electro

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

#### Legal Terms and Conditions

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the "Evaluation Board"), you are agreeing to be bound by the terms and conditions set forth below ("Agreement") unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you ("Customer") and Analog Devices, Inc. ("ADI"), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term "Third Party" includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED "AS IS" AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER'S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI'S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS (\$100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.

©2015–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. UG12993-0-5/17(A)



www.analog.com

Rev. A | Page 12 of 12