

# ADC12DJ5200SE 10.4GSPS Single-Channel or 5.2GSPS Dual-Channel, 12-bit, RF-Sampling Analog-to-Digital Converter (ADC) with Integrated Baluns

# 1 Features

- ADC core:
  - 12-bit resolution
  - Up to 10.4GSPS in single-channel mode
  - Up to 5.2GSPS in dual-channel mode
- Single Ended 50Ω Inputs:
  - Analog input range (-3dB): 2 to 6.3GHz
  - Full-scale input power (4.5GHz): 1.25dBm
  - Flexible V<sub>CM</sub>: AC coupled with no DC path to GND or supply
- Performance specifications:
  - Noise floor (2.3GHz, –20dBFS, INPUT<sub>FS</sub> = 1.5dBm):
    - Dual-channel mode: -149dBFS/Hz
    - Single-channel mode: -151.5dBFS/Hz
  - ENOB (dual channel, F<sub>IN</sub> = 2.3GHz): 8.5 Bits
- Noiseless aperture delay (t<sub>AD</sub>) adjustment:
  - Precise sampling control: 19fs Step
  - Simplifies synchronization and interleaving
  - Temperature and voltage invariant delays
- Easy-to-use synchronization features:
  - Automatic SYSREF timing calibration
- Timestamp for sample marking
- JESD204C serial data interface:
  - Maximum lane rate: 17.16Gbps
  - Support for 64b/66b and 8b/10b encoding
  - 8b/10b modes are JESD204B compatible
- Optional digital down-converters (DDC):
  - 4x, 8x, 16x and 32x complex decimation
  - Four independent 32-Bit NCOs per DDC
- Peak RF Input Power: +26.25dBm (+ 27.5dBFS, 560x fullscale power)
- Programmable FIR filter for equalization
- Power consumption: 4W
- Power supplies: 1.1V, 1.9V

# 2 Applications

- Communications testers (802.11ad, 5G)
- Electronic warfare (SIGINT, ELINT)
- Satellite communications (SATCOM)
- RF-sampling software-defined radio (SDR)

# **3 Description**

The ADC12DJ5200SE is an RF-sampling, gigasample, analog-to-digital converter (ADC) with integrated input baluns. The ADC12DJ5200SE can be configured as a dual-channel, 5.2 GSPS ADC or single-channel, 10.4 GSPS ADC. The -3dB input frequency range of 2 to 6.3GHz enables direct RF sampling of S-band and C-band for frequency agile systems.


The ADC12DJ5200SE uses a high-speed JESD204C output interface with up to 16 serialized lanes supporting up to 17.16Gbps line rate. Deterministic latency and multi-device synchronization is supported through JESD204C subclass-1. The JESD204C interface can be configured to trade-off line rate and number of lanes. Both 8b/10b and 64b/66b data encoding schemes are supported. 64b/66b encoding supports forward error correction (FEC) for improved bit error rates. The interface is backwards compatible with JESD204B receivers.

Innovative synchronization features, including noiseless aperture delay adjustment and SYSREF windowing, simplify system design for multi-channel applications. Optional digital down converters (DDCs) are available to provide digital conversion to baseband and to reduce the interface rate. A programmable FIR filter allows on-chip equalization.

#### **Package Information**

	•	
PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
ADC12DJ5200SE	FCBGA (144)	10mm × 10mm

- (1) For more information, Section 10.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



ADC12DJ5200SE Block Diagram



# **Table of Contents**

1 Features1
2 Applications1
3 Description1
4 Pin Configuration and Functions
5 Specifications
5.1 Absolute Maximum Ratings9
5.2 ESD Ratings
5.3 Recommended Operating Conditions10
5.4 Thermal Information10
5.5 Electrical Characteristics: DC Specifications 11
5.6 Electrical Characteristics: Power Consumption 13
5.7 Electrical Characteristics: AC Specifications
(Dual-Channel Mode)14
5.8 Electrical Characteristics: AC Specifications
(Single-Channel Mode) 17
5.9 Timing Requirements20
5.10 Switching Characteristics22
5.11 Typical Characteristics
6 Detailed Description
6.1 Overview

6.2 Functional Block Diagram	
6.3 Feature Description.	39
6.4 Device Functional Modes	
6.5 Programming	
6.6 SPI Register Map	98
7 Application Information Disclaimer	
7.1 Application Information	
7.2 Typical Applications	
7.3 Initialization Set Up	
7.4 Power Supply Recommendations	
7.5 Layout	
8 Device and Documentation Support	
8.1 Device Support	
8.2 Documentation Support	
8.3 Receiving Notification of Documentation Up	
8.4 Support Resources	
8.5 Trademarks	
9 Revision History	
10 Mechanical, Packaging, and Orderable	
Information	174



# **4** Pin Configuration and Functions

	1	2	3	4	5	6	7	8	9	10	11	12	_
A	AGND	AGND	AGND	INA	AGND	AGND	AGND	DA3+	DA3-	DA2+	DA2-	DGND	A
В	TMSTP+	AGND	AGND	AGND	AGND	AGND	AGND	DA7+	DA7-	DA6+	DA6-	DGND	в
с	TMSTP-	SYNCSE\	BG	VA19	VA11	AGND	NCOA0	ORAO	VD11	VD11	DA5+	DA1+	с
D	AGND	VA11	VA11	VA19	VA11	AGND	NCOA1	ORA1	DGND	DGND	DA5-	DA1-	D
E	AGND	VA19	VA19	VA19	VA11	AGND	CALTRG	SCS\	VD11	VD11	DA4+	DA0+	E
F	CLK+	AGND	AGND	VA19	VA11	AGND	CALSTAT	SCLK	DGND	DGND	DA4-	DA0-	F
G	CLK-	AGND	AGND	VA19	VA11	AGND	VD11	SDI	DGND	DGND	DB4-	DB0-	G
н	AGND	VA19	VA19	VA19	VA11	AGND	VD11	SDO	VD11	VD11	DB4+	DB0+	Н
J	AGND	VA11	VA11	VA19	VA11	AGND	NCOB1	ORB1	DGND	DGND	DB5-	DB1-	ſ
к	SYSREF+	TDIODE+	TDIODE-	VA19	VA11	PD	NCOB0	ORBO	VD11	VD11	DB5+	DB1+	ĸ
L	SYSREF-	AGND	AGND	AGND	AGND	AGND	AGND	DB7+	DB7-	DB6+	DB6-	DGND	L
М	AGND	AGND	AGND	INB	AGND	AGND	AGND	DB3+	DB3-	DB2+	DB2-	DGND	м
	1	2	3	4	5	6	7	8	9	10	11	12	-



Figure 4-1. AAV Package, 144-Ball Flip Chip BGA (Top View)



#### Table 4-1. Pin Functions

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
AGND	A1, A2, A3, A5, A6, A7, B2, B3, B4, B5, B6, B7, C6, D1, D6, E1, E6, F2, F3, F6, G2, G3, G6, H1, H6, J1, J6, L2, L3, L4, L5, L6, L7, M1, M2, M3, M5, M6, M7	_	Analog supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.		
BG	C3	0	Band-gap voltage output. This pin is capable of sourcing only small currents and driving limited capacitive loads, as specified in the <i>Recommended Operating Conditions</i> table. This pin can be left disconnected if not used.		
CALSTAT	F7	0	Foreground calibration status output or device alarm output. Functionality is programmed through CAL_STATUS_SEL. This pin can be left disconnected if not used.		
CALTRIG	E7	I	Foreground calibration trigger input. This pin is only used if hardware calibration triggering is selected in CAL_TRIG_EN, otherwise software triggering is performed using CAL_SOFT_TRIG. Tie this pin to GND if not used.		
CLK+	F1	I	Device (sampling) clock positive input. The clock signal is strongly recommended to be AC- coupled to this input for best performance. In single-channel mode, the analog input signal is sampled on both the rising and falling edges. In dual-channel mode, the analog signal is sampled on the rising edge. This differential input has an internal untrimmed 100- $\Omega$ differential termination and is self-biased to the optimal input common-mode voltage as long as DEVCLK_LVPECL_EN is set to 0.		
CLK–	G1	I	Device (sampling) clock negative input. TI strongly recommends using AC-coupling for best performance.		
DA0+	E12	0	High-speed serialized data output for channel A, lane 0, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.		
DA0-	F12	0	High-speed serialized data output for channel A, lane 0, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.		
DA1+	C12	0	High-speed serialized data output for channel A, lane 1, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.		
DA1–	D12	0	High-speed serialized data output for channel A, lane 1, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.		
DA2+	A10	0	High-speed serialized-data output for channel A, lane 2, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.		
DA2–	A11	0	High-speed serialized-data output for channel A, lane 2, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.		
DA3+	A8	0	High-speed serialized-data output for channel A, lane 3, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.		
DA3–	A9	0	High-speed serialized-data output for channel A, lane 3, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.		



	PIN					
NAME	NO.	- I/O	DESCRIPTION			
DA4+	E11	0	High-speed serialized data output for channel A, lane 4, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DA4–	F11	0	High-speed serialized data output for channel A, lane 4, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DA5+	C11	0	High-speed serialized data output for channel A, lane 5, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DA5–	D11	0	High-speed serialized data output for channel A, lane 5, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DA6+	B10	0	High-speed serialized data output for channel A, lane 6, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DA6-	B11	0	High-speed serialized data output for channel A, lane 6, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DA7+	B8	0	ligh-speed serialized data output for channel A, lane 7, positive connection. This differential utput must be AC-coupled and must always be terminated with a 100-Ω differential terminate t the receiver. This pin can be left disconnected if not used, or connected to any voltage leve etween GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DA7–	В9	0	High-speed serialized data output for channel A, lane 7, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DB0+	H12	0	High-speed serialized data output for channel B, lane 0, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.			
DB0	G12	0	High-speed serialized data output for channel B, lane 0, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DB1+	K12	0	High-speed serialized data output for channel B, lane 1, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.			
DB1–	J12	0	High-speed serialized data output for channel B, lane 1, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DB2+	M10	0	High-speed serialized data output for channel B, lane 2, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.			
DB2–	M11	0	High-speed serialized data output for channel B, lane 2, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DB3+	M8	0	High-speed serialized data output for channel B, lane 3, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used.			
DB3–	M9	0	High-speed serialized data output for channel B, lane 3, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DB4+	H11	0	High-speed serialized data output for channel B, lane 4, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			



PIN		I/O	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
DB4–	G11	0	High-speed serialized data output for channel B, lane 4, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DB5+	K11	0	High-speed serialized data output for channel B, lane 5, positive connection. This differential output must be AC-coupled and must always be terminated with a 100- $\Omega$ differential termination at the receiver. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DB5–	J11	0	High-speed serialized data output for channel B, lane 5, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DB6+	L10	0	High-speed serialized data output for channel B, lane 6, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DB6–	L11	0	High-speed serialized data output for channel B, lane 6, negative connection. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DB7+	L8	0	High-speed serialized data output for channel B, lane 7, positive connection. This differential output must be AC-coupled and must always be terminated with a $100-\Omega$ differential termination at the receiver. This pin can be left disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1V) using 0 OHM to 1MOHM resistors.			
DB7–	L9	0	High-speed serialized data output for channel B, lane 7, negative connection. This pin can be disconnected if not used, or connected to any voltage level between GND (0V) and VD11 (1.1 using 0 OHM to 1MOHM resistors.			
DGND	A12, B12, D9, D10, F9, F10, G9, G10, J9, J10, L12, M12	_	Digital supply ground. Tie AGND and DGND to a common ground plane (GND) on the circuit board.			
INA	A4	I	Channel A single ended analog input. INA is recommended for use in single channel mode for optimal performance. The full-scale input voltage swing is determined by the FS_RANGE_A register (see the <i>Full-Scale Voltage (V<sub>FS</sub>) Adjustment</i> section). This input is AC coupled with a nominal impedance of $50\Omega$ . There is no DC connection to supply or ground. This pin can be left disconnected if not used.			
INB	M4	I	Channel B single ended analog input. INA is recommended for use in single channel mode for optimal performance. The full-scale input voltage swing is determined by the FS_RANGE_B register (see the <i>Full-Scale Voltage (V<sub>FS</sub>) Adjustment</i> section). This input is AC coupled with a nominal impedance of $50\Omega$ . There is no DC connection to supply or ground. This pin can be left disconnected if not used.			
NCOA0	C7	I	LSB of NCO selection control for DDC A. NCOA0 and NCOA1 select which NCO, of a possible four NCOs, is used for digital mixing when using a complex output JMODE. The remaining unselected NCOs continue to run to maintain phase coherency and can be swapped in by changing the values of NCOA0 and NCOA1 (when CMODE = 1). This pin is an asynchronous input. See the <i>NCO Fast Frequency Hopping (FFH)</i> and <i>NCO Selection</i> sections for more information. Tie this pin to GND if not used.			
NCOA1	D7	I	MSB of NCO selection control for DDC A. Tie this pin to GND if not used.			
NCOB0	K7	I	LSB of NCO selection control for DDC B. NCOB0 and NCOB1 select which NCO, of a possible four NCOs, is used for digital mixing when using a complex output JMODE. The remaining unselected NCOs continue to run to maintain phase coherency and can be swapped in by changing the values of NCOB0 and NCOB1 (when CMODE = 1). This pin is an asynchronous input. See the <i>NCO Fast Frequency Hopping (FFH)</i> and <i>NCO Selection</i> sections for more information. Tie this pin to GND if not used.			
NCOB1	J7	I	MSB of NCO selection control for DDC B. Tie this pin to GND if not used.			
ORA0	C8	0	Fast overrange detection status for channel A for the OVR_T0 threshold. When the analog input exceeds the threshold programmed into OVR_T0, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. This pin can be left disconnected if not used.			



PIN			DECODIDION
NAME	NO.	– I/O	DESCRIPTION
ORA1	D8	ο	Fast overrange detection status for channel A for the OVR_T1 threshold. When the analog input exceeds the threshold programmed into OVR_T1, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. This pin can be left disconnected if not used.
ORB0	K8	ο	Fast overrange detection status for channel B for the OVR_T0 threshold. When the analog input exceeds the threshold programmed into OVR_T0, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. This pin can be left disconnected if not used.
ORB1	3L	ο	Fast overrange detection status for channel B for the OVR_T1 threshold. When the analog input exceeds the threshold programmed into OVR_T1, this status indicator goes high. The minimum pulse duration is set by OVR_N. See the <i>ADC Overrange Detection</i> section for more information. This pin can be left disconnected if not used.
PD	K6	I	This pin disables all analog circuits and serializer outputs when set high for temperature diode calibration or to reduce power consumption when the device is not being used. Tie this pin to GND if not used.
SCLK	F8	I	Serial interface clock. This pin functions as the serial-interface clock input that clocks the serial programming data in and out. The <i>Using the Serial Interface</i> section describes the serial interface in more detail. Supports 1.1-V and 1.8-V CMOS levels.
SCS	E8	I	Serial interface chip select active low input. The Using the Serial Interface section describes the serial interface in more detail. Supports 1.1-V and 1.8-V CMOS levels. This pin has a 82-k $\Omega$ pullup resistor to VD11.
SDI	G8	I	Serial interface data input. The <i>Using the Serial Interface</i> section describes the serial interface in more detail. Supports 1.1-V and 1.8-V CMOS levels.
SDO	H8	0	Serial interface data output. The <i>Using the Serial Interface</i> section describes the serial interface in more detail. This pin is high impedance during normal device operation. This pin outputs 1.9-V CMOS levels during serial interface read operations. This pin can be left disconnected if not used.
SYNCSE	C2	I	Single-ended JESD204C SYNC signal. This input is an active low input that is used to initialize the JESD204C serial link in 8B/10B modes when SYNC_SEL is set to 0. The 64B/66B modes do not use the SYNC signal for initialization, however it may be used for NCO synchronization. When toggled low in 8B/10B modes this input initiates code group synchronization (see the <i>Code Group Synchronization (CGS)</i> section). After code group synchronization, this input must be toggled high to start the initial lane alignment sequence (see the <i>Initial Lane Alignment Sequence (ILAS)</i> section). A differential SYNC signal can be used instead by setting SYNC_SEL to 1 and using TMSTP± as a differential SYNC input. Tie this pin to GND if differential SYNC (TMSTP±) is used as the JESD204C SYNC signal.
SYSREF+	K1	I	The SYSREF positive input is used to achieve synchronization and deterministic latency across the JESD204C interface. This differential input (SYSREF+ to SYSREF-) has an internal untrimmed 100- $\Omega$ differential termination and can be AC-coupled when SYSREF_LVPECL_EN is set to 0. This input is self-biased when SYSREF_LVPECL_EN is set to 0. The termination changes to 50 $\Omega$ to ground on each input pin (SYSREF+ and SYSREF-) and can be DC-coupled when SYSREF_LVPECL_EN is set to 1. This input is not self-biased when SYSREF_LVPECL_EN is set to 1 and must be biased externally to the input common-mode voltage range provided in the <i>Recommended Operating Conditions</i> table.
SYSREF-	L1	I	SYSREF negative input
TDIODE+	К2	I	Temperature diode positive (anode) connection. An external temperature sensor can be connected to TDIODE+ and TDIODE– to monitor the junction temperature of the device. This pin can be left disconnected if not used.
TDIODE-	К3	I	Temperature diode negative (cathode) connection. This pin can be left disconnected if not used.



PIN		1/0	DESCRIPTION			
NAME NO.		1/0				
TMSTP+ B1		I	Timestamp input positive connection or differential JESD204C $\overline{SYNC}$ positive connection. This input is a timestamp input, used to mark a specific sample, when TIMESTAMP_EN is set to 1. This differential input is used as the JESD204C SYNC signal input when SYNC_SEL is set 1. This input can be used as both a timestamp and differential SYNC input at the same time, allowing feedback of the SYNC signal using the timestamp mechanism. TMSTP± uses active low signaling when used as a JESD204C SYNC. For additional usage information, see the <i>Timestamp</i> section. TMSTP_RECV_EN must be set to 1 to use this input. This differential input (TMSTP+ to TMSTP-) has an internal untrimmed 100- $\Omega$ differential termination and can be AC-coupled when TMSTP_LVPECL_EN is set to 0. The termination changes to 50 $\Omega$ to ground on each input pin (TMSTP+ and TMSTP-) and can be DC coupled when TMSTP_LVPECL_EN is set to 1. This pin is not self-biased and therefore must be externally biased for both AC- and DC-coupled configurations. The common-mode voltage must be within the range provided in the <i>Recommended Operating Conditions</i> table when both AC and DC coupled. This pin can be left disconnected and disabled (TMSTP_RECV_EN = 0) if SYNCSE is used for JESD204C SYNC and timestamp is not required.			
TMSTP- C1		I	Timestamp input positive connection or differential JESD204C SYNC negative connection. This pin can be left disconnected and disabled (TMSTP_RECV_EN = 0) if SYNCSE is used for JESD204C SYNC and timestamp is not required.			
VA11	C5, D2, D3, D5, E5, F5, G5, H5, J2, J3, J5, K5	I	1.1-V analog supply. Decouple with at least one 0.1 $\mu$ F capacitor per ball as close to the ball as possible (this may be on the backside of the board connecting to the vias if the board is not too thick).			
VA19	C4, D4, E2, E3, E4, F4, G4, H2, H3, H4, J4, K4	I	1.9-V analog supply. Decouple with at least one 0.1 $\mu$ F capacitor per ball as close to the ball as possible (this may be on the backside of the board connecting to the vias if the board is not too thick).			
VD11	C9, C10, E9, E10, G7, H7, H9, H10, K9, K10	I	1.1-V digital supply. Decouple with at least one 0.1 $\mu$ F capacitor per ball as close to the ball as possible (this may be on the backside of the board connecting to the vias if the board is not too thick).			



# **5** Specifications

# 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
		VA19 <sup>(2)</sup>	-0.3	2.35	
.,	0	VA11 <sup>(2)</sup>	-0.3	1.32	V
V <sub>DD</sub>	Supply voltage range	VD11 <sup>(3)</sup>	-0.3	1.32	v
		Voltage between VD11 and VA11	-1.32	1.32	
V <sub>GND</sub>	Voltage between AGND and DGND		-0.1	0.1	V
		DA[7:0]+, DA[7:0]-, DB[7:0]+, DB[7:0]-, TMSTP+, TMSTP- <sup>(3)</sup>	-0.5	VD11 + 0.5 <sup>(5)</sup>	
	Pin voltage range	CLK+, CLK–, SYSREF+, SYSREF– <sup>(2)</sup>	-0.5 VA11 + 0.5 <sup>(4)</sup>		
V <sub>PIN</sub>		BG, TDIODE+, TDIODE_(2)	-0.5	VA19 + 0.5 <sup>(6)</sup>	V
		INA, INB <sup>(2)</sup>	-3	3	
		CALSTAT, CALTRIG, NCOA0, NCOA1, NCOB0, NCOB1, ORA0, ORA1, ORB0, ORB1, PD, SCLK, SCS, SDI, SDO, SYNCSE <sup>(2)</sup>	-0.5	VA19 + 0.5 <sup>(6)</sup>	
I <sub>MAX(ANY)</sub>	Peak input current (any input except INA,	INB)	-25	25	mA
P <sub>MAX(INx)</sub>	Peak RF input power (INA, INB)	$Z_{\rm S}$ = 50 $\Omega$ , up to 21 days		26.25	dBm
I <sub>MAX(ALL)</sub>	Peak total input current (sum of absolute supply current)	value of all currents forced in or out, not including power-		100	mA
Tj	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Measured to AGND.

(3) Measured to DGND.

(4) Maximum voltage not to exceed VA11 absolute maximum rating.

(5) Maximum voltage not to exceed VD11 absolute maximum rating.

(6) Maximum voltage not to exceed VA19 absolute maximum rating.

# 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	LICUIUSIAIIU UISUIIAIYE	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		VA19, analog 1.9-V supply <sup>(2)</sup>	1.8	1.9	2.0	
V <sub>DD</sub>	Supply voltage range	VA11, analog 1.1-V supply <sup>(2)</sup>	1.05	1.1	1.15	V
		VD11, digital 1.1-V supply <sup>(3)</sup>	1.05	1.1	1.15	
		INA, INB	a	c coupled		
V <sub>CMI</sub>	Input common-mode voltage	CLK+, CLK-, SYSREF+, SYSREF-(2) (4)	0	0.3	0.55	V
		TMSTP+, TMSTP_(3) (5)	0	0.3	0.55	
V <sub>ID</sub>	Input voltage, peak-to-peak differential	CLK+ to CLK–, SYSREF+ to SYSREF–, TMSTP+ to TMSTP–	0.4	1.0	2.0	V <sub>PP-DIFF</sub>
P <sub>IN</sub>	Input power for fullscale at minimum balun loss	f <sub>IN</sub> = 4.5GHz, FS_RANGE_A = FS_RANGE_B = 0xA000		-1.5		dBm
I <sub>C_TD</sub>	Temperature diode input current	TDIODE+ to TDIODE-		100		μA
CL	BG maximum load capacitance				50	pF
lo	BG maximum output current				100	μA
DC	Input clock duty cycle		30	50	70	%
T <sub>A</sub>	Operating free-air temperature		-40		85	°C
TJ	Operating junction temperature				125 <mark>(1)</mark>	°C

(1) Prolonged use above junction temperature of 105°C may increase the device failure-in-time (FIT) rate.

(2) Measured to AGND.

(3) Measured to DGND.

(4) TI strongly recommends that CLK± be AC-coupled with DEVCLK\_LVPECL\_EN set to 0 to allow CLK± to self-bias to the optimal input common-mode voltage for best performance. TI recommends AC-coupling for SYSREF± unless DC-coupling is required, in which case, the LVPECL input mode must be used (SYSREF\_LVPECL\_EN = 1).

(5) TMSTP± does not have internal biasing that requires TMSTP± to be biased externally whether AC-coupled with TMSTP\_LVPECL\_EN = 0 or DC-coupled with TMSTP\_LVPECL\_EN = 1.

# **5.4 Thermal Information**

		ADC12DJ5200SE	
	THERMAL METRIC <sup>(1)</sup>	AAV or ZEG (FCBGA)	UNIT
		144 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	23.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	0.8	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	8.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.23	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	8.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### 5.5 Electrical Characteristics: DC Specifications

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX UNIT
DC ACCURACY	Y			
	Resolution	Resolution with no missing codes	12	Bits
ANALOG INPU	TS (INA, INB)			
N	Offset error	CAL_OS = 0	±0.06	%FSR
V <sub>OFF</sub>	Oliset erfor	CAL_OS = 1	±0.02	%FSR
V <sub>OFF_ADJ</sub>	Input offset voltage adjustment range	Available offset correction range (see OS_CAL or OADJ_x_INx)	±6.75	%FSR
		Foreground calibration at nominal temperature only	2.18	
VOFF DRIFT	Offset drift	Foreground calibration at each temperature	-0.67	m%FSR/°
• OFF_DRIFT		Foreground and FGOS calibration at each temperature	0	С
TEMPERATUR	E DIODE CHARACTERISTICS (TDIOD	E+, TDIODE–)		
ΔV <sub>BE</sub>	Temperature diode voltage slope	Forced forward current of 100 $\mu$ A. Offset voltage (approximately 0.792 V at 0°C) varies with process and must be measured for each part. Offset measurement must be done with the device unpowered or with the PD pin asserted to minimize device self-heating.	-1.65	mV/°C



# 5.5 Electrical Characteristics: DC Specifications (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BAND-GAP VO	OLTAGE OUTPUT (BG)					
V <sub>BG</sub>	Reference output voltage	I <sub>L</sub> ≤ 100 μA		1.1		V
V <sub>BG_DRIFT</sub>	Reference output temperature drift	I <sub>L</sub> ≤ 100 μA		-64		μV/°C
CLOCK INPUT	S (CLK+, CLK-, SYSREF+, SYSREF-, T	MSTP+, TMSTP–)				
7	Internel termination	Differential termination with DEVCLK_LVPECL_EN = 0, SYSREF_LVPECL_EN = 0, and TMSTP_LVPECL_EN = 0		100		Ω
ZT	Internal termination	Single-ended termination to GND (per pin) with DEVCLK_LVPECL_EN = 0, SYSREF_LVPECL_EN = 0, and TMSTP_LVPECL_EN = 0		50		12
		Self-biasing common-mode voltage for CLK± when AC-coupled (DEVCLK_LVPECL_EN must be set to 0)		0.3		
V <sub>CM</sub>	Input common-mode voltage, self- M biased	Self-biasing common-mode voltage for SYSREF± when AC-coupled (SYSREF_LVPECL_EN must be set to 0) and with receiver enabled (SYSREF_RECV_EN = 1)		0.28		V
		Self-biasing common-mode voltage for SYSREF± when AC-coupled (SYSREF_LVPECL_EN must be set to 0) and with receiver disabled (SYSREF_RECV_EN = 0)		0.28		
CL_DIFF	Differential input capacitance	Between positive and negative differential input pins		0.04		pF
C <sub>L_SE</sub>	Single-ended input capacitance	Each input to ground		0.5		pF
SERDES OUT	PUTS (DA[7:0]+, DA[7:0]–, DB[7:0]+, DB	[7:0]–)				
V <sub>OD</sub>	Differential output voltage, peak-to- peak	100-Ω load	550	600	650	mV <sub>PP-DIFF</sub>
V <sub>CM</sub>	Output common-mode voltage	AC coupled		VD11 / 2		V
Z <sub>DIFF</sub>	Differential output impedance			100		Ω
CMOS INTERF	FACE: SCLK, SDI, SDO, SCS, PD, NCOA	0, NCOA1, NCOB0, NCOB1, CALSTAT, CALTRIG, OF	RA0, ORA1, C	RB0, ORB1	SYNCS	
V <sub>IH</sub>	High-level input voltage	required input voltage	0.7			V
V <sub>IL</sub>	Low-level input voltage	required input voltage			0.45	V
I <sub>IH</sub>	High-level input current				40	μA
IIL	Low-level input current		-40			μA
CI	Input capacitance			3.4		pF
V <sub>OH</sub>	High-level output voltage	I <sub>LOAD</sub> = -400 μA	1.65			V
V <sub>OL</sub>	Low-level output voltage	I <sub>LOAD</sub> = 400 μA			150	mV



### **5.6 Electrical Characteristics: Power Consumption**

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
I <sub>VA19</sub>	1.9-V analog supply current		934		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 1: JMODE 1 (single-channel mode, 16 lanes, 8B/10B encoding, DDC	845		mA
I <sub>VD11</sub>	1.1-V digital supply current	bypassed), foreground calibration	1170		mA
P <sub>DIS</sub>	Power dissipation		4.01		W
I <sub>VA19</sub>	1.9-V analog supply current	Device mode 2: MODE 20 (single	935	1050	mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 2: JMODE 30 (single- channel mode, 8 lanes, 64B/66B	850	950	mA
I <sub>VD11</sub>	1.1-V digital supply current	encoding, DDC bypassed), foreground calibration	1195	1450	mA
P <sub>DIS</sub>	Power dissipation		4.0	4.6	W
I <sub>VA19</sub>	1.9-V analog supply current		1242		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 3: JMODE 1 (single-channel mode, 16 lanes, 8B/10B encoding, DDC	1030		mA
I <sub>VD11</sub>	1.1-V digital supply current	bypassed), background calibration	1265		mA
P <sub>DIS</sub>	Power dissipation		4.90		W
I <sub>VA19</sub>	1.9-V analog supply current		1320		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 4: JMODE 3 (dual-channel mode, 16 lanes, 8B/10B encoding, DDC	1030		mA
I <sub>VD11</sub>	1.1-V digital supply current	bypassed), background calibration	1250		mA
P <sub>DIS</sub>	Power dissipation		5.03		W
I <sub>VA19</sub>	1.9-V analog supply current		936		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 5: JMODE 22 (single- channel mode, 8 lanes, 8B/10B encoding,	845		mA
I <sub>VD11</sub>	1.1-V digital supply current	4x decimation), foreground calibration	2350		mA
P <sub>DIS</sub>	Power dissipation		5.3		W
I <sub>VA19</sub>	1.9-V analog supply current		1014		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 6: JMODE 11 (dual-channel mode, 8 lanes, 8B/10B encoding, 4x	845		mA
I <sub>VD11</sub>	1.1-V digital supply current	decimation), foreground calibration	2260		mA
P <sub>DIS</sub>	Power dissipation		5.34		W
I <sub>VA19</sub>	1.9-V analog supply current		44		mA
I <sub>VA11</sub>	1.1-V analog supply current	Power mode 7: PD pin held high, clock	27		mA
I <sub>VD11</sub>	1.1-V digital supply current	disabled	33		mA
P <sub>DIS</sub>	Power dissipation		0.15		W



# 5.7 Electrical Characteristics: AC Specifications (Dual-Channel Mode)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input bondwidth 1dP range	Low frequency			3.4		
BW <sub>-1dB</sub>	Input bandwidth -1dB range	High frequency			5.9		CU-7
BW <sub>-3dB</sub>	Input bandwidth -3dB range	Low frequency			2.0		GHz
DVV-3dB	Input bandwidth -3dB range	High frequency			6.5		
P <sub>FS</sub>	Fullscale Input Power	f <sub>IN</sub> = 4.5GHz, FS_R	ANGE_A = FS_RANGE_B = 0xA000		-1.25		dBm
XTALK	Channel-to-channel	Aggressor = 3 GHz	, –1 dBFS		-73		dB
ATALK	crosstalk	Aggressor = 6 GHz	, –1 dBFS		-62		dB
CER	Code error rate	Maximum CER, do	es not include JESD204C interface BER		10 <sup>-18</sup>		Errors/ sample
NOISE <sub>DC</sub>	DC input noise standard deviation	No input, foregroun interleaving spur (f <sub>s</sub>	d calibration, excludes DC offset, includes fixed $_{\rm S}$ / 2 spur)		2.8		LSB
NSD	Noise spectral density, excludes fixed interleaving	Maximum full-scale 0xFFFF), A <sub>IN</sub> = –20	voltage (FS_RANGE_A = FS_RANGE_B = dBFS		-150.6		dBFS/
NSD	spur (f <sub>S</sub> / 2 spur)	Default full-scale vo 0xA000), A <sub>IN</sub> = –20	oltage (FS_RANGE_A = FS_RANGE_B = dBFS		-149.0		Hz
NF	Noise figure 7, = 50.0	Maximum full-scale 0xFFFF), A <sub>IN</sub> = –20	voltage (FS_RANGE_A = FS_RANGE_B = dBFS		23.4		dB
	Noise figure, $Z_S = 50 \Omega$	Default full-scale vo 0xA000), A <sub>IN</sub> = –20	oltage (FS_RANGE_A = FS_RANGE_B = dBFS		25		uБ
			A <sub>IN</sub> = -1 dBFS	50	53.5		
	f <sub>IN</sub> = 2397 MHz		A <sub>IN</sub> = -3 dBFS		53.9		
		A <sub>IN</sub> = -12 dBFS		54.8			
		= FS_RANGE_B = 0xFFI	A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = FS_RANGE_B = 0xFFFF		55.1		
SNR	Signal-to-noise ratio, excluding DC, HD2 to	excluding DC, HD2 to	A <sub>IN</sub> = -1 dBFS		52.0		dBFS
	HD9, $f_{S}$ / 2, $f_{S}$ / 2 – $f_{IN}$ ,	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		53.0		
			A <sub>IN</sub> = -12 dBFS		54.7		
			A <sub>IN</sub> = -1 dBFS		50.5		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS		51.7		
			A <sub>IN</sub> = -12 dBFS		54.4		
			A <sub>IN</sub> = -1 dBFS	50	52.8		
			A <sub>IN</sub> = -3 dBFS		53.6		
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		54.6		
	Signal to paice and		A <sub>IN</sub> = -3 dBFS, VFS_RANGE_A = FS_RANGE_B = 0xFFFF		54.6		
SINAD Signal-to-noise and distortion ratio, excluding DC and f <sub>S</sub> / 2 fixed spurs			A <sub>IN</sub> = -1 dBFS		51.0		dBFS
	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		52.4			
			A <sub>IN</sub> = -12 dBFS		54.4		
			A <sub>IN</sub> = -1 dBFS		47.9	1	
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS		50.7		]
			A <sub>IN</sub> = -12 dBFS		54.2		



# 5.7 Electrical Characteristics: AC Specifications (Dual-Channel Mode) (continued)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			A <sub>IN</sub> = -1 dBFS	7.88	8.5		
			A <sub>IN</sub> = -3 dBFS		8.6		
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		8.8		
			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = FS_RANGE_B = 0xFFFF		8.8		
ENOB	Effective number of bits, excluding DC and f <sub>S</sub> / 2 fixed		A <sub>IN</sub> = -1 dBFS		8.2		bits
	spurs	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		8.4		
			A <sub>IN</sub> = -12 dBFS		8.4		
			A <sub>IN</sub> = -1 dBFS		7.7		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS		8.1		
			A <sub>IN</sub> = -12 dBFS		8.7		
			A <sub>IN</sub> = -1 dBFS	53	65		
			A <sub>IN</sub> = -3 dBFS		67		
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		73		
SFDR range, e			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = FS_RANGE_B = 0xFFFF		67		
	Spurious-free dynamic range, excluding DC and f <sub>S</sub> /		A <sub>IN</sub> = -1 dBFS		60		dBFS
	2 fixed spurs	f <sub>IN</sub> = 4197 MHz	$A_{\rm IN} = -3  \rm dBFS$		64		ubi o
			A <sub>IN</sub> = -12 dBFS		71		
			A <sub>IN</sub> = -1 dBFS		53		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = –3 dBFS		61		
			A <sub>IN</sub> = -12 dBFS		70		
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -1 dBFS		-66	-56	
			A <sub>IN</sub> = -3 dBFS		-73		
			A <sub>IN</sub> = -12 dBFS		-82		
			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = FS_RANGE_B = 0xFFFF		-70		
HD2	2nd-order harmonic	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -1 dBFS		-70		dBFS
	distortion		A <sub>IN</sub> = –3 dBFS		-72		
			A <sub>IN</sub> = -12 dBFS		-85		
			A <sub>IN</sub> = -1 dBFS		-62		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS		-65		
			A <sub>IN</sub> = -12 dBFS		-80		
			A <sub>IN</sub> = -1 dBFS		-74	-60	
			A <sub>IN</sub> = -3 dBFS		-74		
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		-87		
			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = FS_RANGE_B = 0xFFFF		-75		
HD3	3rd-order harmonic distortion		A <sub>IN</sub> = -1 dBFS		-64		dBFS
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		-67		
			A <sub>IN</sub> = -12 dBFS		-77		
			A <sub>IN</sub> = -1 dBFS		-53		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS		-62		
			A <sub>IN</sub> = -12 dBFS		-80		1
f <sub>S</sub> / 2	f <sub>S</sub> / 2 fixed interleaving spur, independent of input signal	A <sub>IN</sub> = –20 dBFS			-72	-55	dBFS



# 5.7 Electrical Characteristics: AC Specifications (Dual-Channel Mode) (continued)

	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
			A <sub>IN</sub> = -1 dBFS	-67	-53	
			A <sub>IN</sub> = -3 dBFS	-68		
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS	-75		
			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = FS_RANGE_B = 0xFFFF	-69		
f <sub>S</sub> / 2 – f <sub>IN</sub>	f <sub>S</sub> / 2 – f <sub>IN</sub> input signal		A <sub>IN</sub> = -1 dBFS	-62		dBFS
	dependent interleaving spur	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	-65		
			A <sub>IN</sub> = -12 dBFS	-73		
			A <sub>IN</sub> = -1 dBFS	-62		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	-64		
			A <sub>IN</sub> = -12 dBFS	-71		
			A <sub>IN</sub> = -1 dBFS	-75	-62	
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -3 dBFS	-75		
			A <sub>IN</sub> = -12 dBFS	-80		
	West out out of a		A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = FS_RANGE_B = 0xFFFF	-75		
SPUR	Worst spur, excluding DC, HD2, HD3, f <sub>S</sub> / 2 and f <sub>S</sub> / 2	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -1 dBFS	-67		dBFS
	- f <sub>IN</sub> spurs		A <sub>IN</sub> = -3 dBFS	-74		
			A <sub>IN</sub> = -12 dBFS	-75		
			A <sub>IN</sub> = -1 dBFS	-64		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	-72		
			A <sub>IN</sub> = -12 dBFS	-74		
			A <sub>IN</sub> = -7 dBFS per tone	-72		
		f <sub>1</sub> = 2393 MHz,	A <sub>IN</sub> = –9 dBFS per tone	-77		
		$f_2 = 2403 \text{ MHz}$	A <sub>IN</sub> = -18 dBFS per tone	-89		
			A <sub>IN</sub> = -9 dBFS per tone, FS_RANGE_A = FS_RANGE_B = 0xFFFF	-74		
MD3 3rd-order intermodu distortion	3rd-order intermodulation		A <sub>IN</sub> = -7 dBFS per tone	-70		dBFS
		f <sub>1</sub> = 4193 MHz, f <sub>2</sub> = 4203 MHz	A <sub>IN</sub> = –9 dBFS per tone	-76		
			A <sub>IN</sub> = –18 dBFS per tone	-81		
			A <sub>IN</sub> = -7 dBFS per tone	-55		
		f <sub>1</sub> = 5993 MHz, f <sub>2</sub> = 6003 MHz	A <sub>IN</sub> = –9 dBFS per tone	-61		
			A <sub>IN</sub> = –18 dBFS per tone	-84		



#### 5.8 Electrical Characteristics: AC Specifications (Single-Channel Mode)

	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT	
	Input handwidth 1dD ross	Low frequency		3.0		GHz	
BW-1dB	Input bandwidth -1dB range	High frequency		5.8		GHz	
	Innut handwidth 2dD range	Low frequency		2.0		GHz	
BW-3dB	Input bandwidth -3dB range	High frequency		6.3		GHz	
P <sub>FS</sub>	Fullscale Input Power	f <sub>IN</sub> = 4.5GHz, FS_F	ANGE_A = 0xA000	-1.25		dBm	
CER	Code error rate	Maximum CER, do	es not include JESD204C interface BER	10 <sup>-18</sup>		Errors/ sample	
NOISE <sub>DC</sub>	DC input noise standard deviation		d calibration, excludes DC offset, includes fixed $f_{\rm S}$ / 2 and $f_{\rm S}$ / 4 spurs), OS_CAL enabled	2.8		LSB	
	Noise spectral density,	Maximum full-scale dBFS	voltage (FS_RANGE_A = 0xFFFF), A <sub>IN</sub> = -20	-153.1		dBFS/	
NSD	excludes fixed interleaving spurs ( $f_S$ / 2 and $f_S$ / 4 spur)	Default full-scale vo dBFS	oltage (FS_RANGE_A = 0xA000), A <sub>IN</sub> = -20	-151.5		Hz	
NF		Maximum full-scale dBFS	voltage (FS_RANGE_A = 0xFFFF), A <sub>IN</sub> = -20	20.9		dB	
NF Noise figure, $Z_S = 50 \Omega$		Default full-scale vo dBFS	ult full-scale voltage (FS_RANGE_A = 0xA000), A <sub>IN</sub> = –20		22.5		
			A <sub>IN</sub> = -1 dBFS	50 53.5			
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -3 dBFS	54			
			A <sub>IN</sub> = -12 dBFS	54.7			
	Signal to point ratio		A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = 0xFFFF	55.1			
SNR	excluding DC, HD2 to	gnal-to-noise ratio, cluding DC, HD2 to	A <sub>IN</sub> = -1 dBFS	52.1		dBFS	
SINK	HD9, f <sub>S</sub> / 2, f <sub>S</sub> / 4, f <sub>S</sub> / 2 – f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	53.0		abr2		
	$f_{IN,} f_S / 4 \pm f_{IN}$		A <sub>IN</sub> = -12 dBFS	54.6			
			A <sub>IN</sub> = -1 dBFS	50.6			
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	51.8			
			A <sub>IN</sub> = -12 dBFS	54.4			
			A <sub>IN</sub> = -1 dBFS	50.7			
		f _ 0007 MU	A <sub>IN</sub> = –3 dBFS	52.0			
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS	54.1			
			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = 0xFFFF	52.6			
	Signal-to-noise and		A <sub>IN</sub> = -1 dBFS	49.0			
SINAD	distortion ratio, excluding DC and f <sub>S</sub> / 2 fixed spurs	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	50.8		dBFS	
			A <sub>IN</sub> = -12 dBFS	54.7		-	
			A <sub>IN</sub> = -1 dBFS	47.2			
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	49.6			
			A <sub>IN</sub> = -12 dBFS	53.6			



	PARAMETER		TEST CONDITIONS	MIN TYF	MAX	UNIT
			A <sub>IN</sub> = -1 dBFS	8.2	2	
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -3 dBFS	8.3	3	
			A <sub>IN</sub> = -12 dBFS	8.7	,	
			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = 0xFFFF	8.5	5	
ENOB	Effective number of bits, excluding DC and f <sub>S</sub> / 2 fixed		A <sub>IN</sub> = -1 dBFS	7.9	)	bits
ENOB	spurs	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	8.2	2	DIIS
			A <sub>IN</sub> = -12 dBFS	8.6	;	
			A <sub>IN</sub> = -1 dBFS	7.6	;	
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	8.0	)	
			A <sub>IN</sub> = -12 dBFS	8.6	;	
			A <sub>IN</sub> = -1 dBFS	56	;	
		f., - 2207 MH7	A <sub>IN</sub> = -3 dBFS	59	)	
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS	68	3	
	Spurious free dynamic		A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = 0xFFFF	59	)	
		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -1 dBFS	54	l .	
SFDR	range, excluding DC, f <sub>S</sub> / 4 and f <sub>S</sub> / 2 fixed spurs		A <sub>IN</sub> = -3 dBFS	57	,	dBFS
			A <sub>IN</sub> = -12 dBFS	66	5	
			A <sub>IN</sub> = -1 dBFS	53	3	
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	57	,	
			A <sub>IN</sub> = -12 dBFS	66	5	
			A <sub>IN</sub> = -1 dBFS	-66	5 -59	
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -3 dBFS	-73	3	
			A <sub>IN</sub> = -12 dBFS	-84	ļ	
			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = 0xFFFF	-69	)	
HD2	2nd-order harmonic		A <sub>IN</sub> = -1 dBFS	-71		dBFS
	distortion	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	-75	;	UDF 3
			A <sub>IN</sub> = -12 dBFS	-84	ŀ	
			A <sub>IN</sub> = -1 dBFS	-66	;	
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	-70	)	
			A <sub>IN</sub> = -12 dBFS	-83	3	
			A <sub>IN</sub> = -1 dBFS	-72	2 -58	
		f = 0207 MU	A <sub>IN</sub> = -3 dBFS	-77	,	
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS	-88	3	
			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = 0xFFFF	-75	5	
202	3rd-order harmonic distortion		A <sub>IN</sub> = -1 dBFS	-62	2	dBFS
HD3		f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS	-68	3	UDFO
			A <sub>IN</sub> = -12 dBFS	-78	3	
			A <sub>IN</sub> = -1 dBFS	-54	ļ	
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS	-63	3	
			A <sub>IN</sub> = -12 dBFS	-80	)	



	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
			A <sub>IN</sub> = -1 dBFS		-58		
		f = 0207 MU	A <sub>IN</sub> = -3 dBFS		-59		
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		-69		
			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = 0xFFFF		-59		
e i o f	f <sub>S</sub> / 2 – f <sub>IN</sub> input signal		A <sub>IN</sub> = -1 dBFS		-55		
f <sub>S</sub> / 2 – f <sub>IN</sub>	dependent interleaving spur	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		-58		dBFS
			A <sub>IN</sub> = -12 dBFS		-66		
			A <sub>IN</sub> = -1 dBFS		-55		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS		-57		
			A <sub>IN</sub> = -12 dBFS		-68		
			A <sub>IN</sub> = -1 dBFS		-66	-54	
		f _ 0007 MU	A <sub>IN</sub> = -3 dBFS		-67		
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -12 dBFS		-77		
			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = 0xFFFF		-68		
14.5	f <sub>S</sub> / 4 ± f <sub>IN</sub> input signal	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -1 dBFS		-64		
<sub>S</sub> / 4 ± f <sub>IN</sub>	dependent interleaving spur		A <sub>IN</sub> = -3 dBFS		-65		dBFS
		A <sub>IN</sub> = -12 dBFS		-77			
			A <sub>IN</sub> = -1 dBFS		-62		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS		-64		
			A <sub>IN</sub> = -12 dBFS		-72		
10	f <sub>S</sub> / 2 fixed interleaving spur,	A <sub>IN</sub> = -20 dBFS, O	S_CAL disabled		-72 -55 -73		1050
<sub>S</sub> /2	independent of input signal	A <sub>IN</sub> = -20 dBFS, O	S_CAL enabled				dBFS
<sub>S</sub> /4	f <sub>S</sub> / 4 fixed interleaving spur, independent of input signal	A <sub>IN</sub> = -20 dBFS			-69	-55	dBFS
		f <sub>IN</sub> = 2397 MHz	A <sub>IN</sub> = -1 dBFS		-74	-62	
			A <sub>IN</sub> = -3 dBFS		-75		
			A <sub>IN</sub> = -12 dBFS		-77		
			A <sub>IN</sub> = -3 dBFS, FS_RANGE_A = 0xFFFF		-75		
	Worst spur, excluding DC,		A <sub>IN</sub> = -1 dBFS		-68		1050
SPUR	HD2, HD3, f <sub>S</sub> / 2, f <sub>S</sub> / 4, f <sub>S</sub> / 2 - f <sub>IN</sub> , and f <sub>S</sub> / 4 ± f <sub>IN</sub>	f <sub>IN</sub> = 4197 MHz	A <sub>IN</sub> = -3 dBFS		-71		dBFS
			A <sub>IN</sub> = -12 dBFS		-73		
			A <sub>IN</sub> = -1 dBFS		-67		
		f <sub>IN</sub> = 5997 MHz	A <sub>IN</sub> = -3 dBFS		-74		
			A <sub>IN</sub> = -12 dBFS		-76		
			$A_{IN} = -7$ dBFS per tone		-73		dBFS
			A <sub>IN</sub> = –9 dBFS per tone		-78		dBFS
		f <sub>1</sub> = 2393 MHz, f <sub>2</sub> = 2403 MHz	A <sub>IN</sub> = -18 dBFS per tone		-92		dBFS
			A <sub>IN</sub> = -9 dBFS per tone, FS_RANGE_A = 0xFFFF		-75		dBFS
	3rd-order intermodulation		A <sub>IN</sub> = -7 dBFS per tone		-70		
	distortion	$f_1 = 4193 \text{ MHz},$	A <sub>IN</sub> = -9 dBFS per tone		-77		
		f <sub>2</sub> = 4203 MHz	$A_{IN} = -18$ dBFS per tone		81		
			$A_{\rm IN} = -7$ dBFS per tone		-57		dBFS
		f <sub>1</sub> = 5993 MHz,	$A_{IN} = -9$ dBFS per tone		-64		
			$A_{IN} = -18 \text{ dBFS per tone}$		-84		



# **5.9 Timing Requirements**

			MIN NOM	MAX	UNIT
DEVICE (SAMP	PLING) CLOCK (CLK+, CLK–)				
f <sub>CLK</sub>	Input clock frequency (CLK±), both single-channel and dua	al-channel modes <sup>(1)</sup>	800	5200	MHz
t <sub>CLK</sub>	Input clock period (CLK±), both single-channel and dual-ch	nannel modes <sup>(1)</sup>	192.3	1250	ps
SYSREF (SYSF	REF+, SYSREF-)				
t <sub>INV(SYSREF)</sub>	Width of invalid SYSREF capture region of CLK± period, in violation, as measured by SYSREF_POS status register, S		48		ps
t <sub>INV(TEMP)</sub>	Drift of invalid SYSREF capture region over temperature, p shift toward MSB of SYSREF_POS register, SYSREF_ZO		0.02		ps/°C
t <sub>INV(VA11)</sub>	Drift of invalid SYSREF capture region over VA11 supply v indicates a shift toward MSB of SYSREF_POS register, SY		-0.03		ps/m∨
t <sub>STEP(SP)</sub>	Delay of SYSREF POS LSB <sup>(4)</sup>	SYSREF_ZOOM = 0	39		ps
STEP(SP)		SYSREF_ZOOM = 1	24		po
t <sub>(PH_SYS)</sub>	Minimum SYSREF± assertion duration with SYSREF Wind edge event	lowing after SYSREF± rising	5*T <sub>CLK</sub> +4.5		ns
t <sub>(PL_SYS)</sub>	Minimum SYSREF± de-assertion duration with SYSREF W falling edge event	/indowing after SYSREF±	5*T <sub>CLK</sub> +4.5		ns
JESD204B SYN	NC TIMING (SYNCSE OR TMSTP±)				
		JMODE = 10, 21, 23	19		
		JMODE = 11, 14, 22, 24, 61	10		
	Minimum hold time from multiframe or extended multiblock boundary (SYSREF rising edge captured high)	JMODE = 12, 15, 16, 25, 26, 27, 56, 57, 58, 62, 63, 66, 67, 69, 70	18		t <sub>CLK</sub>
t <sub>H(SYNCSE)</sub>	to de-assertion of JESD204C SYNC signal (SYNCSE if	JMODE = 13	23		
	SYNC_SEL = 0 or TMSTP± if SYNC_SEL = 1) for NCO synchronization (NCO_SYNC_ILA = 1) <sup>(2)</sup>	JMODE = 36, 37, 38, 52, 53, 54, 55, 59, 60, 65, 68, 71	17		-,
		JMODE = 39	21		
		JMODE = 46, 47, 48, 49, 64	9		
		JMODE = 10, 21, 23	-2		
		JMODE = 11, 14, 22, 24, 61	7		
	Minimum setup time from de-assertion of JESD204C SYNC signal ( <u>SYNCSE</u> if SYNC SEL = 0 or TMSTP±	JMODE = 12, 15, 16, 25, 26, 27, 56, 57, 58, 62, 63, 66, 67, 69, 70	-1		
t <sub>SU(SYNCSE)</sub>	if SYNC_SEL = 1) to multiframe or extended multiblock	JMODE = 13	-6		t <sub>CLK</sub> cycles
	boundary (SYSREF rising edge captured high) for NCO synchronization (NCO_SYNC_ILA = 1) <sup>(2)</sup>	JMODE = 36, 37, 38, 52, 53, 54, 55, 59, 60, 65, 68, 71	0		,
		JMODE = 39	-4		
		JMODE = 46, 47, 48, 49, 64	8		
t <sub>(SYNCSE)</sub>	SYNCSE minimum assertion time to trigger link resynchron	nization	4		Frame
	RAMMING INTERFACE (SCLK, SDI, SCS)				
f <sub>CLK(SCLK)</sub>	Serial clock frequency			15.625	MHz
t <sub>(PH)</sub>	Serial clock high value pulse duration		32		ns
t <sub>(PL)</sub>	Serial clock low value pulse duration		32		ns
t <sub>SU(SCS)</sub>	Setup time from SCS to rising edge of SCLK		30		ns
t <sub>H(SCS)</sub>	Hold time from rising edge of SCLK to SCS		30		ns



# 5.9 Timing Requirements (continued)

typical values at  $T_A = 25$ °C, VA19 = 1.9 V, VA11 = 1.1 V, VD11 = 1.1 V, default full-scale voltage,  $f_{IN} = 2347$  MHz,  $A_{IN} = -1$  dBFS,  $f_{CLK} = 5.12$  GHz, filtered 1-V<sub>PP</sub> sine-wave clock, JMODE = 1, Dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN\_VA11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = EN\_VS11\_NOISE\_SUPPR = 1), and background calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in the Recommended Operating Conditions table

		MIN	NOM N	IAX	UNIT
t <sub>SU(SDI)</sub>	Setup time from SDI to rising edge of SCLK	25			ns
t <sub>H(SDI)</sub>	Hold time from rising edge of SCLK to SDI	3			ns

(1) Unless functionally limited to a smaller range in the ADC12DJ5200SE Operating Modes table based on programmed JMODE.

(2) This parameter only applies to JMODE settings that use 8B/10B encoding or settings that use 64B/66B encoding and 4x or 8x decimation. SYNC is not used for 64B/66B encoding modes unless the DDC block and NCOs are used and require synchronization.

(3) Use SYSREF\_POS to select an optimal SYSREF\_SEL value for the SYSREF capture, see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section for more information on SYSREF windowing. The invalid region, specified by t<sub>INV(SYSREF)</sub>, indicates the portion of the CLK± period(t<sub>CLk</sub>), as measured by SYSREF\_SEL, that may result in a setup and hold violation. Verify that the timing skew between SYSREF and CLK± over system operating conditions from the nominal conditions (that used to find optimal SYSREF\_SEL) does not result in the invalid region occurring at the selected SYSREF\_SEL position in SYSREF\_POS, otherwise a temperature dependent SYSREF\_SEL selection may be needed to track the skew between CLK± and SYSREF±.

(4) It is recommended to use SYSREF\_ZOOM = 0 below f<sub>CLK</sub> = 3GHz and SYSREF\_ZOOM = 1 above f<sub>CLK</sub> = 3GHz



### **5.10 Switching Characteristics**

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
DEVICE (SA	AMPLING) CLOCK (CLK+, CLK–)	· · · · · ·				
AD	Sampling (aperture) delay from the CLK± rising edge (dual-channel mode) or rising and falling edge (single-channel mode) to sampling instant	TAD_COARSE = 0x00, TAD_FINE = 0x00, and TAD_INV = 0	360		ps	
t <sub>TAD(MAX)</sub>	Maximum t <sub>AD</sub> adjust programmable delay, not including clock inversion (TAD_INV = 0)	Coarse adjustment (TAD_COARSE = 0xFF)	289		ps	
		Fine adjustment (TAD_FINE = 0xFF)	4.9		ps	
	t <sub>AD</sub> adjust programmable delay step size	Coarse adjustment (TAD_COARSE)	1.13		ps	
TAD(STEP)		Fine adjustment (TAD_FINE)	19		fs	
taj	Aperture jitter, rms	Minimum t <sub>AD</sub> adjust coarse setting (TAD_COARSE = 0x00, TAD_INV = 0), dither disabled (ADC_DITH_EN = 0)	50		fs	
		Minimum t <sub>AD</sub> adjust coarse setting (TAD_COARSE = 0x00, TAD_INV = 0), dither enabled (ADC_DITH_EN = 1)	60		fs	
		$\begin{array}{l} \mbox{Maximum } t_{AD} \mbox{ adjust coarse setting} \\ (TAD_COARSE = 0xFF) \mbox{ excluding} \\ TAD_INV \ (TAD_INV = 0), \mbox{ dither disabled} \\ (ADC_DITH_EN = 0) \end{array}$	65 <sup>(3)</sup>			
		$\begin{array}{l} \mbox{Maximum } t_{AD} \mbox{ adjust coarse setting} \\ (TAD_COARSE = 0xFF) \mbox{ excluding} \\ TAD_INV \ (TAD_INV = 0), \mbox{ dither enabled} \\ (ADC_DITH_EN = 1) \end{array}$	74 <sup>(3)</sup>			
SERIAL DA	TA OUTPUTS (DA[7:0]+, DA[7:0]–, DB[7:0]+,	DB[7:0]–)				
SERDES	Serialized output bit rate		1	17.16	Gbps	
JI	Serialized output unit interval		58.2	1000	ps	
TLH	Low-to-high transition time (differential)	20% to 80%, 8H8L test pattern, 17.16 Gbps	18.9		ps	
<sup>t</sup> thl	High-to-low transition time (differential)	20% to 80%, 8H8L test pattern, 17.16 Gbps	18.8		ps	
DDJ	Data dependent jitter, peak-to-peak	PRBS-7 test pattern, JMODE = 19, 12.8 Gbps	9.0			
		PRBS-9 test pattern, JMODE = 30, 17.16 Gbps	10.0		ps	
DCD	Even-odd jitter, peak-to-peak	PRBS-7 test pattern, JMODE = 19, 12.8 Gbps	.33		- ps	
		PRBS-9 test pattern, JMODE = 30, 17.16 Gbps	.6			
EBUJ	Effective bounded uncorrelated jitter, peak- to-peak	PRBS-7 test pattern, JMODE = 19, 12.8 Gbps	1.7		– ps	
		PRBS-9 test pattern, JMODE = 30, 17.16 Gbps	1.93			
RJ	Unbounded random jitter, RMS	8H8L test pattern, JMODE = 19, 12.8 Gbps	0.85		– ps	
		PRBS-9 test pattern, JMODE = 30, 17.16 Gbps	0.88			
	Total jitter, peak-to-peak, with unbounded random jitter portion defined with respect to a BER = 1e-15 (Q = 7.94)	PRBS-7 test pattern, JMODE = 19, 12.8 Gbps	23.3			
TJ		1			ps	



#### 5.10 Switching Characteristics (continued)

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
DC CORE LATENCY				
	JMODE = 0, 30, 32	2.5		
	JMODE = 1, 5, 19, 40, 42, 44	-9.5		
	JMODE = 2, 31, 33	2		
	JMODE = 3, 7, 20	-10		
	JMODE = 6, 50	-13.5		
	JMODE = 8, 51	-14		
	JMODE = 10, 37	183		
	JMODE = 11, 47	171		
	JMODE = 12, 53	167		
	JMODE = 13, 39	372		
	JMODE = 14, 15, 49, 55	364		
	JMODE = 16	356		
Deterministic delay from the		148		
DC that samples the reference CLK± edge that samples S		142		t <sub>CLK</sub> cycle
high <sup>(1)</sup>	JMODE = 23, 38	223.5		
	JMODE = 24, 48	219.5		
	JMODE = 25, 52	138		
	JMODE = 26, 54	211.5		
	JMODE = 27	207.5		
	JMODE = 34	6.5		
	JMODE = 35	6		
	JMODE = 41, 43, 45	-10.0		
	JMODE = 56, 59	750		
	JMODE = 57, 58, 60	742		
	JMODE = 61, 62, 63, 64, 65	403.5		
	JMODE = 66, 67, 68	1514		
	JMODE = 69, 70, 71	777.5		

### 5.10 Switching Characteristics (continued)

typical values at  $T_A = 25^{\circ}$ C, VA19 = 1.9 V, VA11 = 1.1 V, VD11 = 1.1 V, default full-scale voltage,  $f_{IN} = 2347$  MHz,  $A_{IN} = -1$  dBFS,  $f_{CLK} = 5.12$  GHz, filtered 1-V<sub>PP</sub> sine-wave clock, JMODE = 1, Dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN\_VA11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = EN\_VS11\_NOISE\_SUPPR = 1), and background calibration (unless otherwise noted); minimum and maximum values are at nominal supply voltages and over the operating free-air temperature range provided in the *Recommended Operating Conditions* table

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
JESD204C A	AND SERIALIZER LATENCY			I	
		JMODE = 0	92	111	
		JMODE = 1	159	182	
		JMODE = 2	93	111	
		JMODE = 3	159	188	
		JMODE = 5	143	168	
		JMODE = 6, 8, 12, 15, 25, 26	191	215	
		JMODE = 7, 11, 22	143	168	
		JMODE = 10	85	103	
		JMODE = 13, 21, 23	85	102	
		JMODE = 14, 24	143	166	
		JMODE = 16, 27	280	305	
		JMODE = 19, 20	143	165	
		JMODE = 30, 31	114	134	
		JMODE = 32, 34, 36	102	119	
	Delay from the CLK± rising edge that	JMODE = 33, 35, 37	103	119	
	samples SYSREF high to the first bit of the multiframe (8B/10B encoding) or	JMODE = 38	102	118	
гх	extended multiblock (64B/66B encoding)	JMODE = 39	103	118	t <sub>CLK</sub> cycles
	on the JESD204C serial output lane corresponding to the reference sample of $t_{ADC}$ <sup>(2)</sup>	JMODE = 40	205	229	-
		JMODE = 41	206	229	
		JMODE = 42, 43, 48, 49	179	200	
		JMODE = 44, 45, 46, 47	179	202	
		JMODE = 50, 52, 54	267	291	
		JMODE = 51, 53, 55	268	291	
		JMODE = 56, 61	143	165	
		JMODE = 57, 62	191	213	
		JMODE = 58, 63	280	305	
		JMODE = 59, 64	179	199	
		JMODE = 60	268	289	1
		JMODE = 65	267	289	
		JMODE = 66, 69	191	212	
		JMODE = 67, 70	280	304	
		JMODE = 68	268	288	
		JMODE = 71	267	288	
ERIAL PRO	OGRAMMING INTERFACE (SDO)				
OZD)	Delay from the falling edge of the 16th SCL transition from tri-state to valid data	K cycle during read operation for SDO	1		ns
(ODZ)	Delay from the SCS rising edge for SDO tra		10	ns	
(OD)	Delay from the falling edge of SCLK during	read operation to SDO valid	1	12	ns


(1) t<sub>ADC</sub> is an exact, unrounded, deterministic delay. The delay can be negative if the reference sample is sampled after the SYSREF high capture point, in which case the total latency is smaller than the delay given by t<sub>TX</sub>.

(2) The values given for t<sub>TX</sub> include deterministic and non-deterministic delays. Over process, temperature, and voltage, the delay will vary. JESD204B accounts for these variations when operating in subclass-1 mode in order to achieve deterministic latency. Proper receiver RBD values must be chosen such that the elastic buffer release point does not occur within the invalid region of the local multiframe clock (LMFC) cycle.




(3) t<sub>AJ</sub> increases because of additional attenuation on the internal clock path.

# 5.11 Typical Characteristics











typical values at  $T_A = 25^{\circ}$ C, VA19 = 1.9 V, VA11 = VD11 = 1.1 V, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000), input signal applied to INA in single-channel modes,  $f_{IN} = 4197$  MHz,  $A_{IN} = -1$  dBFS,  $f_{CLK} =$  maximum-rated clock frequency, filtered, 1-V<sub>PP</sub> sine-wave clock, JMODE = 1, dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN\_VA11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = EN\_VS11\_NOISE\_SUPPR = 1), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and fixed-frequency interleaving spurs






typical values at  $T_A = 25^{\circ}$ C, VA19 = 1.9 V, VA11 = VD11 = 1.1 V, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000), input signal applied to INA in single-channel modes,  $f_{IN} = 4197$  MHz,  $A_{IN} = -1$  dBFS,  $f_{CLK} =$  maximum-rated clock frequency, filtered, 1-V<sub>PP</sub> sine-wave clock, JMODE = 1, dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN\_VA11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = EN\_VS11\_NOISE\_SUPPR = 1), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and fixed-frequency interleaving spurs







typical values at  $T_A = 25^{\circ}$ C, VA19 = 1.9 V, VA11 = VD11 = 1.1 V, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000), input signal applied to INA in single-channel modes,  $f_{IN} = 4197$  MHz,  $A_{IN} = -1$  dBFS,  $f_{CLK} =$  maximum-rated clock frequency, filtered, 1-V<sub>PP</sub> sine-wave clock, JMODE = 1, dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN\_VA11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = EN\_VS11\_NOISE\_SUPPR = 1), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and fixed-frequency interleaving spurs
















typical values at  $T_A = 25^{\circ}$ C, VA19 = 1.9 V, VA11 = VD11 = 1.1 V, default full-scale voltage (FS\_RANGE\_A = FS\_RANGE\_B = 0xA000), input signal applied to INA in single-channel modes,  $f_{IN} = 4197$  MHz,  $A_{IN} = -1$  dBFS,  $f_{CLK} =$  maximum-rated clock frequency, filtered, 1-V<sub>PP</sub> sine-wave clock, JMODE = 1, dither enabled with default settings, VA11, VD11 and VS11 noise suppression ON (EN\_VA11\_NOISE\_SUPPR = EN\_VD11\_NOISE\_SUPPR = EN\_VS11\_NOISE\_SUPPR = 1), and background calibration (unless otherwise noted); SNR results exclude DC, HD2 to HD9 and interleaving spurs; SINAD, ENOB, and SFDR results exclude DC and fixed-frequency interleaving spurs























# 6 Detailed Description

# 6.1 Overview

The ADC12DJ5200SE is an RF-sampling, gigasample, analog-to-digital converter (ADC) with integrated input baluns. The ADC12DJ5200SE can be configured as a dual-channel, 5.2 GSPS ADC or single-channel, 10.4 GSPS ADC. The -3 dB input frequency range of 2.1 to 6.3 GHz enables direct RF sampling of S-band and C-band for frequency agile systems.

The device uses a high-speed JESD204C output interface with up to 16 serialized lanes and subclass-1 compliance for deterministic latency and multi-device synchronization. The serial output lanes support up to 17.16 Gbps and can be configured to trade-off bit rate and number of lanes. Both 8B/10B and 64B/66B data encoding schemes are supported. The 64B/66B encoding schemes support forward error correction (FEC) for improved bit error rates. The JESD204C interface is backwards compatible with JESD204B receivers when using 8B/10B encoding modes.


A number of synchronization features, including noiseless aperture delay (t<sub>AD</sub>) adjustment and SYSREF windowing, simplify system design for multi-channel systems. Aperture delay adjustment can be used to simplify SYSREF capture, to align the sampling instance between multiple ADCs or to sample an ideal location of a front-end track and hold (T&H) amplifier output. SYSREF windowing offers a simplistic way to measure invalid timing regions of SYSREF relative to the device clock and then choose an optimal sampling location. Dual-edge sampling (DES) is implemented in single-channel mode to reduce the maximum clock rate applied to the ADC to support a wide range of clock sources and relax setup and hold timing for SYSREF capture.

Optional digital down converters (DDCs) are available in both single-channel mode and dual-channel mode to allow a reduction in interface rate (decimation) and digital mixing of the signal to baseband. Single-channel mode supports a single DDC while dual-channel mode supports one DDC per channel. The DDC block supports data decimation of 4x, 8x, 16x or 32x and alias-free complex output bandwidths of 80% of the effective output data rate.

The device provides foreground and background calibration options for gain, offset and static linearity errors. Foreground calibration is run at system startup or at specified times during which the ADC is offline and not sending data to the logic device. Background calibration allows the ADC to run continually while the cores are calibrated in the background so that the system does not experience downtime. The calibration routine is also used to match the gain and offset between sub-ADC cores to minimize spurious artifacts from time interleaving.



# 6.2 Functional Block Diagram





# 6.3 Feature Description


# 6.3.1 Device Comparison

The devices listed in Table 6-1 are part of a high-speed, wide-bandwidth ADC family. The differential input devices are pin compatible, and the single ended device is pin compatible except for the ADC input and surrounding balls. The family is offered to provide a scalable family of devices for varying resolution, sampling rate and signal bandwidth.

PART NUMBER	MAXIMUM SAMPLING RATE	RESOLUTION	DUAL CHANNEL DECIMATION	SINGLE CHANNEL DECIMATION	INTERFACE (MAX LINERATE)	Input
ADC12DJ5200 SE	Single 10.4 GSPS Dual 5.2 GSPS	12-bit	Complex: 4x, 8x, 16x, 32x	Complex: 4x, 8x, 16x, 32x	JESD204B / JESD204C (17.16 Gbps)	Single ended, AC only
ADC12DJ5200 RF	Single 10.4 GSPS Dual 5.2 GSPS	12-bit	Complex: 4x, 8x, 16x, 32x	Complex: 4x, 8x, 16x, 32x	JESD204B / JESD204C (17.16 Gbps)	Differential, DC or AC
ADC08DJ5200 RF	Single 10.4 GSPS Dual 5.2 GSPS	8-bit	None	None	JESD204B / JESD204C (17.16 Gbps)	Differential, DC or AC
ADC12DJ4000 RF	Single 8 GSPS Dual 4 GSPS	12-bit	Complex: 4x, 8x, 16x, 32x	Complex: 4x, 8x, 16x, 32x	JESD204B / JESD204C (17.16 Gbps)	Differential, DC or AC
ADC12DJ3200	Single 6.4 GSPS Dual 3.2 GSPS	12-bit	Real: 2x Complex: 4x, 8x, 16x	None	JESD204B (12.8 Gbps)	Differential, DC or AC
ADC08DJ3200	Single 6.4 GSPS Dual 3.2 GSPS	8-bit	None	None	JESD204B (12.8 Gbps)	Differential, DC or AC
ADC12DJ2700	Single 5.4 GSPS Dual 2.7 GSPS	12-bit	Real: 2x Complex: 4x, 8x, 16x	None	JESD204B (12.8 Gbps)	Differential, DC or AC

# 6.3.2 Analog Inputs

The analog inputs of the device contain an AC coupled balun to convert the single ended input to a differential signal for the ADCs. The input impedance is nominally 50  $\Omega$ . The ADCs have internal buffers to enable high input bandwidth and to isolate sampling capacitor glitch noise from the input circuit. The single ended input has no DC path. The device includes internal analog input protection to protect the ADC inputs during overranged input conditions; see the *Analog Input Protection* section. Figure 6-1 provides a simplified analog input model.







There is minimal degradation in analog input bandwidth when using single-channel mode versus dual-channel mode. Either analog input (INA or INB) can be used in single-channel mode, but INA is preferred for better performance. The desired input can be chosen using SINGLE\_INPUT in the input mux control register. A calibration needs to be performed after switching the input mux for the changes to take effect. Further, two inputs can be used in single-channel mode to drive the interleaved ADCs separately using the SINGLE\_INPUT register setting. This mode is called dual-input single-channel mode. Dual-input single-channel mode is equivalent to dual channel mode, except ADC B samples out-of-phase with ADC A (single-channel mode sample timing). This mode is available when a single-channel mode JMODE setting is chosen.

#### 6.3.2.1 Analog Input Protection

The analog inputs are protected against overdrive conditions by internal clamping diodes. The overrange protection is defined for a peak RF input power in the *Absolute Maximum Ratings* table. Operation above the maximum conditions listed in the *Recommended Operating Conditions* table results in an increase in failure-in-time (FIT) rate, so the system must correct the overdrive condition as quickly as possible. Figure 6-1 shows the analog input protection diodes.

#### 6.3.2.2 Full-Scale Voltage (V<sub>FS</sub>) Adjustment

Input full-scale power ( $P_{FS}$ ) adjustment is available, in fine increments, for each analog input through the FS\_RANGE\_A register setting (see the INA full-scale range adjust register) and FS\_RANGE\_B register setting (see the INB full-scale range adjust register) for INA and INB, respectively. The available adjustment range is specified in the *Electrical Characteristics: DC Specifications* table. Larger full-scale power improve SNR and noise floor (in dBFS/Hz) performance, but can degrade harmonic distortion. The full-scale power adjustment is useful for matching the full-scale range of multiple ADCs when developing a multi-converter system or for external interleaving of multiple ADC12DJ5200SE's to achieve higher sampling rates.

#### 6.3.2.3 Analog Input Offset Adjust

In foreground calibration mode, the input offset voltage for each input and for each ADC core can be adjusted through SPI registers. The OADJ\_A\_FG0\_VINx and OADJ\_A\_FG90\_VINx registers (registers 0x344 to 0x34A) are used to adjust ADC core A's offset voltage when sampling analog input x (where x is A for INA or B for INB) where the FG0 register is used for dual channel mode and FG90 is used for single channel mode. OADJ\_B\_FG0\_VINx is used to adjust ADC core B's offset voltage when sampling input x. OADJ\_B\_FG0\_VINx applies to both single channel mode and dual channel mode. To adjust the offset voltage in dual channel mode simply adjust the offset for the ADC core sampling the desired input. In single channel mode, both ADC core A's offset must be adjusted together. The difference in the two core's offsets in single channel mode will result in a spur at  $f_S/2$  that is independent of the input. These registers can be used to compensate the  $f_S/2$  spur in single channel mode. See the *Calibration Modes and Trimming* section for more information.

#### 6.3.3 ADC Core

The ADC12DJ5200SE has 3 ADC channels, each consisting of 2 ADC cores. Two of the ADC channels are active while one channel is offline for calibration. The cores are interleaved for higher sampling rates and the channels are swapped on-the-fly for calibration as required by the operating mode. The two active channels can be interleaved to double the sample rate. This section highlights the theory and key features of the ADC cores.

#### 6.3.3.1 ADC Theory of Operation

The differential voltages at the ADC inputs (after the balun) are captured by the rising edge of CLK± in dualchannel mode or by the rising and falling edges of CLK± in single-channel mode. After capturing the input signal, the ADC converts the analog voltage to a digital value by comparing the voltage to the internal reference voltage. If the voltage on negative differential input is higher than the voltage on the positive differential input, then the digital output is a negative 2's complement value. If the voltage on positive differential input is higher than the voltage on the negative differential input, then the digital output is a positive 2's complement value.



#### 6.3.3.2 ADC Core Calibration

ADC core calibration is required to optimize the analog performance of the ADC cores. Calibration must be repeated when operating conditions change significantly, namely temperature, to maintain optimal performance. The device has a built-in calibration routine that can be run as a foreground operation or a background operation. Foreground operation requires ADC downtime, where the ADC is no longer sampling the input signal, to complete the process. Background calibration can be used to overcome this limitation and allow constant operation of the ADC. See the *Calibration Modes and Trimming* section for detailed information on each mode.

#### 6.3.3.3 Analog Reference Voltage

The reference voltage for the ADC12DJ5200SE is derived from an internal band-gap reference. A buffered version of the reference voltage is available at the BG pin for user convenience. This output has an outputcurrent capability of  $\pm 100 \ \mu$ A. The BG output must be buffered if more current is required. No provision exists for the use of an external reference voltage, but the full-scale input voltage can be adjusted through the full-scale-range register settings.

#### 6.3.3.4 ADC Overrange Detection

To make sure the system gain management has the quickest possible response time, a low-latency configurable overrange function is included. The overrange function works by monitoring the converted 12-bit samples at the ADC to quickly detect if the ADC is near saturation or already in an overrange condition. The absolute value of the upper 8 bits of the ADC data are checked against two programmable thresholds, OVR\_T0 and OVR\_T1. These thresholds apply to both channel A and channel B in dual-channel mode. Table 6-2 lists how an ADC sample is converted to an absolute value for a comparison of the thresholds.

ADC SAMPLE (Offset Binary)	ADC SAMPLE (2's Complement)	ABSOLUTE VALUE	UPPER 8 BITS USED FOR COMPARISON			
1111 1111 1111 (4095)	0111 1111 1111 (+2047)	111 1111 1111 (2047)	1111 1111 (255)			
1111 1111 0000 (4080)	0111 1111 0000 (+2032)	111 1111 0000 (2032)	1111 1110 (254)			
1000 0000 0000 (2048)	0000 0000 0000 (0)	000 0000 0000 (0)	0000 0000 (0)			
0000 0001 0000 (16)	1000 0001 0000 (-2032)	111 1111 0000 (2032)	1111 1110 (254)			
0000 0000 0000 (0)	1000 0000 0000 (-2048)	111 1111 1111 (2047)	1111 1111 (255)			

#### Table 6-2. Conversion of ADC Sample for Overrange Comparison

If the upper 8 bits of the absolute value equal or exceed the OVR T0 or OVR T1 thresholds during the monitoring period, then the overrange bit associated with the threshold is set to 1, otherwise the overrange bit is 0. In dual-channel mode, the overrange status can be monitored on the ORA0 and ORA1 pins for channel A and the ORB0 and ORB1 pins for channel B, where ORx0 corresponds to the OVR T0 threshold and ORx1 corresponds to the OVR T1 threshold. In single-channel mode, the overrange status for the OVR T0 threshold is determined by monitoring both the ORA0 and ORB0 outputs and the OVR T1 threshold is determined by monitoring both ORA1 and ORB1 outputs. In single-channel mode, the two outputs for each threshold must be OR'd together to determine whether an overrange condition occurred. OVR N can be used to set the output pulse duration from the last overrange event. Table 6-3 lists the overrange pulse lengths for the various OVR N settings (see the overrange configuration register). In decimation modes (only in the JMODEs where  $\overline{CS}$  = 1 in Table 6-24), the overrange status is also embedded into the output data samples where the OVR TO threshold status is embedded as the LSB along with the upper 15 bits of every complex I sample and the OVR T1 threshold status is embedded as the LSB along with the upper 15 bits of every complex Q sample. Table 6-4 lists the outputs, related data samples, threshold settings, and the monitoring period equation. The embedded overrange bit goes high if the associated channel exceeds the associated overrange threshold within the monitoring period set by OVR N. Use Table 6-4 to calculate the monitoring period.



# Table 6-3. Overrange Monitoring Period for the ORA0, ORA1, ORB0, and ORB1 Outputs

OVR_N	OVERRANGE PULSE LENGTH SINCE LAST OVERRANGE EVENT (DEVCLK Cycles)
0	8
1	16
2	32
3	64
4	128
5	256
6	512
7	1024

# Table 6-4. Threshold and Monitoring Period for Embedded Overrange Indicators in Dual-Channel Decimation Modes

OVERRANGE INDICATOR	ASSOCIATED THRESHOLD	DECIMATION TYPE	OVERRANGE STATUS EMBEDDED IN	MONITORING PERIOD (ADC Samples)
ORA0	OVR_T0	Complex down-conversion	Channel A in-phase (I) samples	2 <sup>OVR_N (1)</sup>
ORA1	OVR_T1	Complex down-conversion	Channel A quadrature (Q) samples	2 <sup>OVR_N (1)</sup>
ORB0	OVR_T0	Complex down-conversion	Channel B in-phase (I) samples	2 <sup>OVR_N (1)</sup>
ORB1	OVR_T1	Complex down-conversion	Channel B quadrature (Q) samples	2 <sup>OVR_N (1)</sup>

(1) OVR\_N is the monitoring period register setting.

Typically, the OVR\_T0 threshold can be set near the full-scale value (228 for example). When the threshold is triggered, a typical system can turn down the system gain to avoid clipping. The OVR\_T1 threshold can be set much lower. For example, the OVR\_T1 threshold can be set to 64 (peak input voltage of -12 dBFS). If the input signal is strong, the OVR\_T1 threshold is tripped occasionally. If the input is quite weak, the threshold is never tripped. The downstream logic device monitors the OVR\_T1 bit. If OVR\_T1 stays low for an extended period of time, then the system gain can be increased until the threshold is occasionally tripped (meaning the peak level of the signal is above -12 dBFS).

#### 6.3.3.5 Code Error Rate (CER)

ADC cores can generate bit errors within a sample, often called *code errors (CER)* or referred to as *sparkle codes*, resulting from metastability caused by non-ideal comparator limitations. The device uses a unique ADC architecture that inherently allows significant code error rate improvements from traditional pipelined flash or successive approximation register (SAR) ADCs. The code error rate of the device is multiple orders of magnitude better than what can be achieved in alternative architectures at equivalent sampling rates providing significant signal reliability improvements.

#### 6.3.4 Temperature Monitoring Diode

A built-in thermal monitoring diode is made available on the TDIODE+ and TDIODE– pins. This diode facilitates temperature monitoring and characterization of the device in higher ambient temperature environments. Although the on-chip diode is not highly characterized, the diode can be used effectively by performing a baseline measurement (offset) at a known ambient or board temperature and creating a linear equation with the diode voltage slope provided in the *Electrical Characteristics: DC Specifications* table. Perform offset measurement with the device unpowered or with the PD pin asserted to minimize device self-heating. Recommended monitoring devices include the LM95233 device and similar remote-diode temperature monitoring products from Texas Instruments.



# 6.3.5 Timestamp

The TMSTP+ and TMSTP– differential input can be used as a time-stamp input to mark a specific sample based on the timing of an external trigger event relative to the sampled signal. TIMESTAMP\_EN (see the LSB control bit output register) must be set to use the timestamp feature and output the timestamp data. When enabled, the LSB of the 12-bit ADC digital output reports the status of the TMSTP± input. In effect, the 12-bit output sample consists of the upper 11-bits of the 12-bit converter and the LSB of the 12-bit output sample is the output of a parallel 1-bit converter (TMSTP±) with the same latency as the ADC core. In the 8-bit operating modes, the LSB of the 8-bit output sample is used to output the timestamp status. The trigger must be applied to the differential TMSTP+ and TMSTP– inputs. The trigger can be asynchronous to the ADC sampling clock and is sampled at approximately the same time as the analog input. Timestamp cannot be used when a JMODE with decimation is selected and instead SYSREF must be used to achieve synchronization through the JESD204C subclass-1 method for achieving deterministic latency.

# 6.3.6 Clocking

The clocking subsystem of the device has two input signals, device clock (CLK+, CLK–) and SYSREF (SYSREF+, SYSREF–). Within the clocking subsystem there is a noiseless aperture delay adjustment (t<sub>AD</sub> adjust), a clock duty cycle corrector and a SYSREF capture block. Figure 6-2 describes the clocking subsystem.




Figure 6-2. Clocking Subsystem

The device clock is used as the sampling clock for the ADC core as well as the clocking for the digital processing and serializer outputs. Use a low-noise (low jitter) device clock to maintain high signal-to-noise ratio (SNR) within the ADC. In dual-channel mode, the analog input signal for each input is sampled on the rising edge of the device clock. In single-channel mode, both the rising and falling edges of the device clock are used to capture the analog signal to reduce the maximum clock rate required by the ADC. A noiseless aperture delay adjustment ( $t_{AD}$  adjust) allows the user to shift the sampling instance of the ADC in fine steps to synchronize multiple ADC12DJ5200SEs or to fine-tune system latency. Duty cycle correction is implemented in the device to ease the requirements on the external device clock while maintaining high performance. Table 6-5 summarizes the device clock interface in dual-channel mode and single-channel mode.

Table 6-5. De	evice Clock vs	Mode of Operation
---------------	----------------	-------------------

MODE OF OPERATION	SAMPLING RATE VS f <sub>CLK</sub>	SAMPLING INSTANT	
Dual-channel mode	1 × f <sub>CLK</sub>	Rising edge	
Single-channel mode	2 × f <sub>CLK</sub>	Rising and falling edge	



SYSREF is a system timing reference used for JESD204C subclass-1 implementations of deterministic latency. SYSREF is used to achieve deterministic latency and for multi-device synchronization. SYSREF must be captured by the correct device clock edge to achieve repeatable latency and synchronization. The ADC12DJ5200SE includes SYSREF windowing and automatic SYSREF calibration to ease the requirements on the external clocking circuits and to simplify the synchronization process. SYSREF can be implemented as a single pulse or as a periodic clock. In periodic implementations, SYSREF must be equal to, or an integer division of, the local multiframe clock frequency in 8B/10B encoding modes or the local extended multiblock clock frequency in 64B/66B encoding modes. Equation 1 is used to calculate valid SYSREF frequencies in 8B/10B encoding modes and Equation 2 in 64B/66B encoding modes.

$$f_{SYSREF} = \frac{R \times f_{CLK}}{10 \times F \times K \times n}$$
(1)  
$$f_{SYSREF} = \frac{R \times f_{CLK}}{66 \times 32 \times E \times n}$$
(2)

where

- R and F are set by the JMODE setting (see Table 6-24)
- f<sub>CLK</sub> is the device clock frequency (CLK±)
- K is the programmed multiframe length (see Table 6-24 for valid K settings)
- E is the number of multiblocks in an extended multiblock.
- n is any positive integer

#### 6.3.6.1 Noiseless Aperture Delay Adjustment (t<sub>AD</sub> Adjust)

The device contains a delay adjustment on the device clock (sampling clock) input path, called  $t_{AD}$  adjust, that can be used to shift the sampling instance within the device to align sampling instances among multiple devices or for external interleaving of multiple devices. Further,  $t_{AD}$  adjust can be used for automatic SYSREF calibration to simplify synchronization; see the *Automatic SYSREF Calibration* section. Aperture delay adjustment is implemented in a way that adds no additional noise to the clock path, however a slight degradation in aperture jitter ( $t_{AJ}$ ) is possible at large values of TAD\_COARSE because of internal clock path attenuation. The degradation in aperture jitter can result in minor SNR degradations at high input frequencies (see  $t_{AJ}$  in the *Switching Characteristics* table). This feature is programmed using TAD\_INV, TAD\_COARSE, and TAD\_FINE in the DEVCLK timing adjust ramp control register. Setting TAD\_INV inverts the input clock resulting in a delay equal to half the clock period. Table 6-6 summarizes the step sizes and ranges of the TAD\_COARSE and TAD\_FINE variable analog delays. All three delay options are independent and can be used in conjunction. All clocks within the device are shifted by the programmed  $t_{AD}$  adjust amount, which results in a shift of the timing of the JESD204C serialized outputs and affects the capture of SYSREF.

ADJUSTMENT PARAMETER	ADJUSTMENT STEP	DELAY SETTINGS	MAXIMUM DELAY
TAD_INV	1 / (f <sub>CLK</sub> × 2)	1	1 / (f <sub>CLK</sub> × 2)
TAD_COARSE	See t <sub>TAD(STEP)</sub> in the <i>Switching</i> <i>Characteristics</i> table	256	See t <sub>TAD(MAX)</sub> in the <i>Switching</i> <i>Characteristics</i> table
TAD_FINE	See t <sub>TAD(STEP)</sub> in the <i>Switching</i> <i>Characteristics</i> table	256	See t <sub>TAD(MAX)</sub> in the <i>Switching</i> <i>Characteristics</i> table

#### Table 6-6. t<sub>AD</sub> Adjust Adjustment Ranges

To maintain timing alignment between converters, stable and matched power-supply voltages and device temperatures must be provided.

Aperture delay adjustment can be changed on-the-fly during normal operation but may result in brief upsets to the JESD204C data link. Use TAD\_RAMP to reduce the probability of the JESD204C link losing synchronization; see the *Aperture Delay Ramp Control* section.



#### 6.3.6.2 Aperture Delay Ramp Control (TAD\_RAMP)

The ADC12DJ5200SE contains a function to gradually adjust the  $t_{AD}$  adjust setting towards the newly written TAD\_COARSE value. This functionality allows the  $t_{AD}$  adjust setting to be adjusted with minimal internal clock circuitry glitches. The TAD\_RAMP\_RATE parameter allows either a slower (one TAD\_COARSE LSB per 256  $t_{CLK}$  cycles) or faster ramp (four TAD\_COARSE LSBs per 256  $t_{CLK}$  cycles) to be selected. The TAD\_RAMP\_EN parameter enables the ramp feature and any subsequent writes to TAD\_COARSE initiate a new cramp.

#### 6.3.6.3 SYSREF Capture for Multi-Device Synchronization and Deterministic Latency

The clocking subsystem is largely responsible for achieving multi-device synchronization and deterministic latency. The ADC12DJ5200SE uses the JESD204C subclass-1 method to achieve deterministic latency and synchronization. Subclass 1 requires that the SYSREF signal be captured by a deterministic device clock (CLK±) edge at each system power-on and at each device in the system. This requirement imposes setup and hold constraints on SYSREF relative to CLK±, which can be difficult to meet at giga-sample clock rates over all system operating conditions. The device includes a number of features to simplify this synchronization process and to relax system timing constraints:

- The device uses dual-edge sampling (DES) in single-channel mode to reduce the CLK± input frequency by half and double the timing window for SYSREF (see Table 6-5)
- A SYSREF position detector (relative to CLK±) and selectable SYSREF sampling position aid the user in meeting setup and hold times over all conditions; see the SYSREF Position Detector section
- Easy-to-use automatic SYSREF calibration uses the aperture timing adjust block (t<sub>AD</sub> adjust) to shift the ADC sampling instance based on the phase of SYSREF (rather than adjusting SYSREF based on the phase of the ADC sampling instance); see the Automatic SYSREF Calibration section

#### 6.3.6.3.1 SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing)

The SYSREF windowing block is used to first detect the position of SYSREF relative to the CLK± rising edge and then to select a desired SYSREF sampling instance, which is a delay version of CLK±, to maximize setup and hold timing margins. In many cases a single SYSREF sampling position (SYSREF\_SEL) is sufficient to meet timing for all systems (device-to-device variation) and conditions (temperature and voltage variations). However, this feature can also be used by the system to expand the timing window by tracking the movement of SYSREF as operating conditions change or to remove system-to-system variation at production test by finding a unique optimal value at nominal conditions for each system.

This section describes proper usage of the SYSREF windowing block. First, apply the device clock and SYSREF to the device. The location of SYSREF relative to the device clock cycle is determined and stored in the SYSREF POS bits of the SYSREF capture position register. ADC12DJ5200SE must see at least 3 rising edges of SYSREF before the SYSREF POS output is valid. Each bit of SYSREF POS represents a potential SYSREF sampling position. If a bit in SYSREF\_POS is set to 1, then the corresponding SYSREF sampling position has a potential setup or hold violation. Upon determining the valid SYSREF sampling positions (the positions of SYSREF\_POS that are set to 0) the desired sampling position can be chosen by setting SYSREF\_SEL in the clock control register 0 to the value corresponding to that SYSREF POS position. In general, the middle sampling position between two setup and hold instances is chosen. Ideally, SYSREF POS and SYSREF SEL are performed at the nominal operating conditions of the system (temperature and supply voltage) to provide maximum margin for operating condition variations. This process can be performed at final test and the optimal SYSREF\_SEL setting can be stored for use at every system power up. Further, SYSREF\_POS can be used to characterize the skew between CLK± and SYSREF± over operating conditions for a system by sweeping the system temperature and supply voltages. For systems that have large variations in CLK± to SYSREF± skew, this characterization can be used to track the optimal SYSREF sampling position as system operating conditions change. In general, a single value can be found that meets timing over all conditions for well-matched systems, such as those where CLK± and SYSREF± come from a single clocking device.

#### Note

SYSREF\_SEL must be set to 0 when using automatic SYSREF calibration; see the *Automatic* SYSREF Calibration section.



The step size between each SYSREF\_POS sampling position can be adjusted using SYSREF\_ZOOM. When SYSREF\_ZOOM is set to 0, the delay steps are coarser. When SYSREF\_ZOOM is set to 1, the delay steps are finer. See the *Switching Characteristics* table for delay step sizes when SYSREF\_ZOOM is enabled and disabled. In general, SYSREF\_ZOOM = 1 is recommended to be used above  $f_{CLK}$  = 3GHz and SYSREF\_ZOOM = 0 below  $f_{CLK}$  = 3GHz. Bits 0 and 23 of SYSREF\_POS are always be set to 1 because there is insufficient information to determine if these settings are close to a timing violation, although the actual valid window can extend beyond these sampling positions. The value programmed into SYSREF\_SEL is the decimal number representing the desired bit location in SYSREF\_POS. Table 6-7 lists some example SYSREF\_POS readings and the optimal SYSREF\_SEL settings. Although 24 sampling positions are provided by the SYSREF\_POS status register, SYSREF\_SEL only allows selection of the first 16 sampling positions, corresponding to SYSREF\_POS bits 0 to 15. The additional SYSREF\_POS status bits are intended only to provide additional knowledge of the SYSREF valid window. In general, lower values of SYSREF\_SEL are selected because of delay variation over supply voltage, however in the fourth example a value of 15 provides additional margin and can be selected instead.

	OPTIMAL SYSREF SEL		
0x02E[7:0] (Largest Delay)	0x02D[7:0] <sup>(1)</sup> 0x02C[7:0] <sup>(1)</sup> (Smallest Delay)		SETTING
b1000000	b011000 <mark>0 0</mark>	b00011001	8 or 9
b10011000	b000 <mark>0</mark> 0000	b00110001	12
b1000000	b01100000	b <mark>0 0</mark> 000001	6 or 7
b1000000	b <mark>0</mark> 0000011	b000 <mark>0</mark> 0001	4 or 15
b10001100	b01100011	b0 <mark>0</mark> 011001	6

Table 6-7. Examples of SYSREF_POS Readings and SYSREF_SEL Selections
--

(1) Red coloration indicates the bits that are selected, as given in the last column of this table.

#### 6.3.6.3.2 Automatic SYSREF Calibration

The ADC12DJ5200SE has an automatic SYSREF calibration feature to alleviate the often challenging setup and hold times associated with capturing SYSREF for giga-sample data converters. Automatic SYSREF calibration uses the  $t_{AD}$  adjust feature to shift the device clock to maximize the SYSREF setup and hold times or to align the sampling instance based on the SYSREF rising edge.

The device must have a proper device clock applied and be programmed for normal operation before starting the automatic SYSREF calibration. When ready to initiate automatic SYSREF calibration, a continuous SYSREF signal must be applied. SYSREF must be a continuous (periodic) signal when using the automatic SYSREF calibration. Start the calibration process by setting SRC\_EN high in the SYSREF calibration enable register after configuring the automatic SYSREF calibration using the SRC\_CFG register. Upon setting SRC\_EN high, the device searches for the optimal t<sub>AD</sub> adjust setting until the device clock falling edge is internally aligned to the SYSREF calibration has finished. By aligning the device clock falling edge with the SYSREF rising edge, automatic SYSREF calibration maximizes the internal SYSREF setup and hold times relative to the device clock and also sets the sampling instant based on the SYSREF rising edge. After the automatic SYSREF calibration finishes, the rest of the startup procedure can be performed to finish bringing up the system.

For multi-device synchronization, the SYSREF rising edge timing must be matched at all devices and therefore trace lengths must be matched from a common SYSREF source to each device. Any skew between the SYSREF rising edge at each device results in additional error in the sampling instance between devices; however, repeatable deterministic latency from system startup to startup through each device must still be achieved. No other design requirements are needed to achieve multi-device synchronization as long as a proper elastic buffer release point is chosen in the JESD204C receiver.

Figure 6-3 provides a timing diagram of the SYSREF calibration procedure. The optimized setup and hold times are shown as  $t_{SU(OPT)}$  and  $t_{H(OPT)}$ , respectively. Device clock and SYSREF are referred to as *internal* in this



diagram because the phase of the internal signals are aligned within the device and not to the external (applied) phase of the device clock or SYSREF.




Figure 6-3. SYSREF Calibration Timing Diagram

When finished, the  $t_{AD}$  adjust setting found by the automatic SYSREF calibration can be read from SRC\_TAD in the SYSREF calibration status register. After calibration, the system continues to use the calibrated  $t_{AD}$  adjust setting for operation until the system is powered down. However, if desired, the user can then disable the SYSREF calibration and fine-tune the  $t_{AD}$  adjust setting according to the systems needs. Alternatively, the use of the automatic SYSREF calibration can be done at product test (or periodic recalibration) of the optimal  $t_{AD}$  adjust setting for each system. This value can be stored and written to the TAD register (TAD\_INV, TAD\_COARSE, and TAD\_FINE) upon system startup.

Do not run the SYSREF calibration when the ADC calibration (foreground or background) is running. If background calibration is the desired use case, disable the background calibration when the SYSREF calibration is used, then reenable the background calibration after TAD\_DONE goes high. SYSREF\_SEL in the clock control register 0 must be set to 0 when using SYSREF calibration.

SYSREF calibration searches the TAD\_COARSE delays using both noninverted (TAD\_INV = 0) and inverted clock polarity (TAD\_INV = 1) to minimize the required TAD\_COARSE setting to minimize loss on the clock path to reduce aperture jitter ( $t_{AJ}$ ).

# 6.3.7 Programmable FIR Filter (PFIR)

The output of the ADCs can be sent through programmable finite-impulse-response (PFIR) digital filter for equalization of the frequency response. The filter can be setup in a few modes of operation to allow independent equalization of each channel in dual channel mode, equalization in single channel mode or as a time-varying filter in dual channel mode (such as for I/Q correction). The various PFIR operating modes are given in Table 6-8.

PFIR Mode	Center Tap Resolution	Center Tap LSB Weight	Non-Center Tap Resolution	Non-Center Tap LSB Weight	Filter Coefficients
Dual Channel Equalization	18 bits	2 <sup>-16</sup>	12 bits	2 <sup>-10</sup> , 2 <sup>-11</sup> 2 <sup>-16</sup>	9 per channel

# Table 6-8. PFIR Operating Modes



Table 0-0.11 Int Operating Modes (continued)						
PFIR Mode	Center Tap Resolution	Center Tap LSB Weight	Non-Center Tap Resolution	Non-Center Tap LSB Weight	Filter Coefficients	
Single Channel Equalization	18 bits	2 <sup>-16</sup>	12 bits	2 <sup>-10</sup> , 2 <sup>-11</sup> 2 <sup>-16</sup>	9	
Time Varying Filter	18 bits	2 <sup>-16</sup>	12 bits	2 <sup>-10</sup> , 2 <sup>-11</sup> 2 <sup>-16</sup>	9 per coefficient set, 2 coefficient sets	

# Table 6-8. PFIR Operating Modes (continued)

Programming information for the various PFIR modes is given in Table 6-9. The coefficients are programmed into the PFIR\_Ax and PFIR\_Bx registers.

PFIR Mode	PFIR_MODE	PFIR_SHARE	PFIR_MERGE				
PFIR Disabled	0	Х	Х				
Dual Channel Equalization	2	0	0				
Single Channel Equalization	2	1	1				
Time Varying Filter	2	0	1				

#### Table 6-9. Programmable FIR Filter Mode Programming

#### 6.3.7.1 Dual Channel Equalization

When the ADC is operating in *dual channel mode* (based on the JMODE setting) then the PFIR filter can be set in *dual channel equalization* mode. This mode allows independent frequency equalization of the two ADC channels. The filter for each channel consists of 9 coefficients that can be independently set. The center tap for each filter has a resolution of 18 bits and the LSB has a weight of 2<sup>-16</sup>. The non-center taps have a resolution of 12-bits with programmable LSB weight of 2<sup>-10</sup>, 2<sup>-11</sup>, 2<sup>-12</sup>, 2<sup>-13</sup>, 2<sup>-14</sup>, 2<sup>-15</sup> or 2<sup>-16</sup>. All non-center taps have the same LSB weight. The block diagram for *dual channel equalization* is shown in Figure 6-4.




Figure 6-4. Dual Channel Equalization PFIR Block Diagram

#### 6.3.7.2 Single Channel Equalization

When the ADC is operating in *single channel mode* (based on the JMODE setting) then the PFIR filter can be set in *single channel equalization* mode. This mode allows frequency equalization of the ADC. The filter consists of 9 coefficients that can be independently set. The center tap of the filter has a resolution of 18 bits and the LSB has a weight of 2<sup>-16</sup>. The non-center taps have a resolution of 12-bits with programmable LSB weight of 2<sup>-10</sup>, 2<sup>-11</sup>, 2<sup>-12</sup>, 2<sup>-13</sup>, 2<sup>-14</sup>, 2<sup>-15</sup> or 2<sup>-16</sup>. All non-center taps have the same LSB weight. The block diagram for *single channel equalization* is shown in Figure 6-4.






Figure 6-5. Single Channel Equalization PFIR Block Diagram

#### 6.3.7.3 Time Varying Filter

When the ADC is operating in *dual-input single channel mode* (based on the JMODE setting and SINGLE\_INPUT setting) then the PFIR filter can be set in *time varying filter* mode. This mode enables a time varying filter with two coefficient sets that are alternated between on a per sample basis. Each coefficient set consists of 9 coefficients that can be independently set. The center tap of the filter has a resolution of 18 bits and the LSB has a weight of 2<sup>-16</sup>. The non-center taps have a resolution of 12-bits with programmable LSB weight of 2<sup>-10</sup>, 2<sup>-11</sup>, 2<sup>-12</sup>, 2<sup>-13</sup>, 2<sup>-14</sup>, 2<sup>-15</sup> or 2<sup>-16</sup>. All non-center taps have the same LSB weight. The block diagram for *time varying filter* mode is shown in Figure 6-6 and an alternate block diagram is given in Figure 6-7 which shows the equivalent filter in an I/Q correction-type topology.




Figure 6-6. Time Varying Filter PFIR Block Diagram







Figure 6-7. Alternate I/Q Correction-Type Filter Block Diagram

# 6.3.8 Digital Down Converters (DDC)

After converting the analog voltage to a digital value, the digitized sample can either be sent directly to the JESD204C interface block (DDC bypass) or sent to the digital down converter (DDC) block for frequency conversion and decimation. The DDC block can be used in both dual channel mode and single channel mode. Frequency conversion and decimation allows a specific frequency band to be selected and reduces the amount of data sent over the data interface. The DDC first mixes the desired band to complex baseband (0 Hz) by performing a complex mixing operating using the numerically-controlled oscillator (NCO) as the local oscillator (LO). The DDC then low-pass filters the baseband signal to remove unwanted frequency images and any signals that may potentially alias into the desired band. It finally decimates (down samples) the data to reduce the data rate. Note that the filtering and decimation operations are actually performed as a single operation in the device. The DDC is designed with sufficient precision such that the digital processing does not degrade the noise spectral density (NSD) performance of the ADC. Figure 6-8 illustrates the DDC block in the device in dual channel mode while Figure 6-9 shows the DDC block of the device in single channel mode. In dual channel mode, the input data for each DDC can be selected to come from either ADC channel A or ADC channel B by using the DIG BIND x SPI registers. Channel B has the same structure with the input data selected by DIG BIND B and the NCO selection mux controlled by pins NCOB[1:0] or through CSELB[1:0]. Only one DDC is available for use in single channel mode.





# Figure 6-9. Digital Down Conversion Block in Single Channel Mode

# 6.3.8.1 Numerically-Controlled Oscillator and Complex Mixer

The DDC contains a complex numerically-controlled oscillator (NCO) and a complex mixer. Equation 3 shows the complex exponential sequence generated by the oscillator.

 $x[n] = e^{j\omega n}$ 



(3)

The frequency ( $\omega$ ) is specified by a 32-bit register setting (see the Basic NCO Frequency Setting Mode section and the Rational NCO Frequency Setting Mode section). The complex exponential sequence is multiplied by the real input from the ADC to mix the desired carrier to a frequency equal to  $f_{IN} + f_{NCO}$ , where  $f_{IN}$  is the analog input frequency after aliasing (in undersampling systems) and  $f_{NCO}$  is the programmed NCO frequency.

# 6.3.8.1.1 NCO Fast Frequency Hopping (FFH)

Fast frequency hopping (FFH) is made possible by each DDC having four independent NCOs that can be controlled by the NCOA0 and NCOA1 pins for DDC A and the NCOB0 and NCOB1 pins for DDC B. Each NCO has independent frequency settings (see the *Basic NCO Frequency Setting Mode* section) and initial phase settings (see the *NCO Phase Offset Setting* section) that can be set independently. Further, all NCOs have independent phase accumulators that continue to run when the specific NCO is not selected, allowing the NCOs to maintain their phase between selection so that downstream processing does not need to perform carrier recovery after each hop, for instance.

NCO hopping occurs when the NCO GPIO pins change state. The pins are controlled asynchronously and therefore synchronous switching is not possible. Associated latencies are demonstrated in Figure 6-10, where  $t_{TX}$  and  $t_{ADC}$  are provided in the *Switching Characteristics* table. All latencies in Table 6-10 are approximations only.




Figure 6-10. NCO Fast Frequency Hopping Latency Diagram

Table 6-10. NCO Fast Frequency hopping Latency Demitions						
LATENCY PARAMETER	VALUE OR CALCULATION	UNITS				
t <sub>GPIO-MIXER</sub>	~45 to ~68	t <sub>CLK</sub> cycles				
t <sub>ADC-MIXER</sub>	~37	t <sub>CLK</sub> cycles				
t <sub>MIXER-TX</sub>	$(t_{TX} + t_{ADC}) - t_{ADC-MIXER}$	t <sub>CLK</sub> cycles				

Table 6-10. NCO Fast Frequency Hopping Latency Definitions
--

# 6.3.8.1.2 NCO Selection

Within each channel DDC, four different frequency and phase settings are available for use. Each of the four settings use a different phase accumulator within the NCO. Because all four phase accumulators are independent and continuously running, rapid switching between different NCO frequencies is possible allowing for phase coherent frequency hopping.

The specific frequency-phase pair used for each channel is selected through the NCOA[1:0] or NCOB[1:0] input pins when CMODE is set to 1. Alternatively, the selected NCO can be chosen through SPI by CSELA for DDC A and CSELB for DDC B by setting CMODE to 0 (default). The logic table for NCO selection is provided in Table 6-11 for both the GPIO and SPI selection options.



NCO SELECTION	CMODE	NCOx1	NCOx0	CSELx[1]	CSELx[0]
NCO 0 using GPIO	1	0	0	Х	X
NCO 1 using GPIO	1	0	1	Х	X
NCO 2 using GPIO	1	1	0	Х	Х
NCO 3 using GPIO	1	1	1	Х	Х
NCO 0 using SPI	0	Х	Х	0	0
NCO 1 using SPI	0	Х	Х	0	1
NCO 2 using SPI	0	Х	Х	1	0
NCO 3 using SPI	0	Х	Х	1	1

The frequency for each phase accumulator is programmed independently through the FREQAx, FREQBx (x = 0 to 3) and, optionally, NCO RDIV register settings. The phase offset for each accumulator is programmed independently through the PHASEAx and PHASEBx (x = 0 to 3) register settings.

#### 6.3.8.1.3 Basic NCO Frequency Setting Mode

In basic NCO frequency-setting mode (NCO\_RDIV = 0x0000), the NCO frequency setting is set by the 32-bit register value, FREQAx and FREQBx (x = 0 to 3). The NCO frequency for DDC A can be calculated using Equation 4, where FREQAx can be replaced by FREQBx to calculate the NCO frequency for DDC B. FREQAx and FREQBx can be considered either a 2's complement number (-2147483648 to 2147483647) or as an offset binary number (0 to 4294967295).

$$f_{(\text{NCO})} = \text{FREQAx} \times 2^{-32} \times f_{(\text{DEVCLK})} (x = 0 - 3)$$

(4)

#### Note

Changing the FREQAx and FREQBx register settings during operation results in a non-deterministic NCO phase. If deterministic phase is required, the NCOs must be resynchronized; see the NCO Phase Synchronization section.

#### 6.3.8.1.4 Rational NCO Frequency Setting Mode

In basic NCO frequency mode, the frequency step size is very small and many frequencies can be synthesized, but sometimes an application requires very specific frequencies that fall between two frequency steps. For example with  $f_{\rm S}$  equal to 2457.6 MHz and a desired  $f_{\rm (NCO)}$  equal to 5.02 MHz, the value for FREQAx is 8773085.867. Truncating the fractional portion results in an  $f_{(NCO)}$  equal to 5.0199995 MHz, which is not the desired frequency.

To produce the desired frequency, the NCO\_RDIV parameter is used to force the phase accumulator to arrive at specific frequencies without error. First, select a frequency step size ( $f_{(STEP)}$ ) that is appropriate for the NCO frequency steps required. The typical value of  $f_{(STEP)}$  is 10 kHz. Next, use Equation 5 to program the NCO RDIV value.

$$NCO_RDIV = \frac{(f_{DEVCLK} / f_{STEP})}{64}$$
(5)

The result of Equation 5 must be an integer value. If the value is not an integer, adjust either of the parameters until the result is an integer value.

For example, select a value of 1920 for NCO RDIV.



(8)

(9)

# Note

NCO\_RDIV values larger than 8192 can degrade the NCO SFDR performance and are not recommended.

Now use Equation 6 to calculate the FREQAx register value.

$$FREQAx = round \left( 2^{32} \times f_{NCO} / f_{DEVCLK} \right)$$
(6)

Alternatively, the following equations can be used:

$$N = \frac{f_{(NCO)}}{f_{(STEP)}}$$
(7)

$$FREQAx = round(2^{26} \times N / NCO_RDIV)$$

Table 6-12 lists common values for NCO\_RDIV in 10-kHz frequency steps.

Table 6-12. Common NCO	<b>RDIV Values</b>	(For 10-kHz Frequency Ste	ps)
		(i of ite king i requerie) etc	P0/

f <sub>CLK</sub> (MHz)	NCO_RDIV
2457.6	3840
1966.08	3072
1600	2500
1474.56	2304
1228.8	1920

# 6.3.8.1.5 NCO Phase Offset Setting

The NCO phase-offset setting for each NCO is set by the 16-bit register value PHASEAx and PHASEBx (where x = 0 to 3). The value is left-justified into a 32-bit field and then added to the phase accumulator.

Use Equation 9 to calculate the phase offset in radians.

# 6.3.8.1.6

 $\Phi$ (rad) = PHASEA/Bx × 2<sup>-16</sup> × 2 ×  $\pi$  (x = 0 to 3)

# 6.3.8.1.7 NCO Phase Synchronization

The NCOs must be synchronized after setting or changing the value of FREQAx or FREQBx. NCO synchronization is performed when the JESD204C link is initialized or by SYSREF, based on the settings of NCO\_SYNC\_ILA and NCO\_SYNC\_NEXT. The procedures are as follows for the JESD204C initialization procedure and the SYSREF procedure for both DC-coupled and AC-coupled SYSREF signals.

NCO synchronization using the JESD204C SYNC signal (<u>SYNCSE</u> or TMSTP±). Although the 64B/66B encoding modes do not use the SYNC signal to initialize the JESD204C link, it can still be used for NCO synchronization with this method:

- 1. The device must be programmed for normal operation
- 2. Set NCO\_SYNC\_ILA to 1 to enable NCO synchronization using the SYNC signal
- 3. Set JESD\_EN to 0
- 4. Program FREQAx, FREQBx, PHASEAx, and PHASEBx to the desired settings
- 5. In the JESD204C receiver (logic device), deassert the SYNC signal by setting SYNC high
- 6. Set JESD\_EN to 1
- Assert the SYNC signal by setting SYNC low in the JESD204C receiver. This start the code group synchronization (CGS) process in 8B/10B encoding modes or arms the trigger in 64B/66B encoding modes.





8. After achieving CGS (or when ready to synchronize), deassert the SYNC signal by setting SYNC high at the same time for all ADCs to synchronize the NCOs in each ADC. The SYNC signal must meet the required setup and hold times (as specified in the *Timing Requirements* table)



NCO synchronization using SYSREF (DC-coupled):

- 1. The device must be programmed for normal operation
- 2. Set JESD\_EN to 1 to start the JESD204C link (the SYNC signal can respond as normal during the CGS process)
- 3. Program FREQAx, FREQBx, PHASEAx, and PHASEBx to the desired settings
- 4. Verify that SYSREF is disabled (held low)
- 5. Arm NCO synchronization by setting NCO\_SYNC\_NEXT to 1
- 6. Issue a single SYSREF pulse to all ADCs to synchronize NCOs within all devices

NCO synchronization using SYSREF (AC-coupled):

- 1. The device must be programmed for normal operation
- 2. Set JESD\_EN to 1 to start the JESD204C link (the SYNC signal can respond as normal during the CGS process)
- 3. Program FREQAx, FREQBx, PHASEAx, and PHASEBx to the desired settings
- 4. Run SYSREF continuously
- 5. Arm NCO synchronization by setting NCO\_SYNC\_NEXT to 1 at the same time at all ADCs by timing the rising edge of SCLK for the last data bit (LSB) at the end of the SPI write so that the SCLK rising edge occurs after a SYSREF rising edge and early enough before the next SYSREF rising edge so that the trigger is armed before the next SYSREF rising edge (a long SYSREF period is recommended)
- 6. NCOs in all ADCs are synchronized by the next SYSREF rising edge

#### 6.3.8.2 Decimation Filters

The decimation filters are arranged to provide a programmable overall decimation of 4 or 8. All decimation filters operate on complex data (from the complex digital mixer) and the outputs have a resolution of 15 bits. The decimation filters are implemented as linear phase finite impulse response (FIR) filters. Table 6-13 lists the effective output sample rates, available signal bandwidths, output formats, and stop-band attenuation for each decimation mode.


DECIMATION						
SETTING	OUTPUT RATE (MSPS)	MAX ALIAS PROTECTED SIGNAL BANDWIDTH (MHz)	STOP-BAND ATTENUATION	PASS-BAND RIPPLE	OUTPUT FORMAT	
No decimation (DDC bypass)	$f_{(DEVCLK)}$	f <sub>(DEVCLK)</sub> / 2	_	< ±0.001 dB	Real signal, 12-bit data	
Decimate-by-4	$f_{(DEVCLK)}$ / 4	$0.8 \times f_{(DEVCLK)} / 4$	> 90 dB	< ±0.001 dB	Complex signal, 15-bit data	
Decimate-by-8	f <sub>(DEVCLK)</sub> /8	0.8 × f <sub>(DEVCLK)</sub> / 8	> 90 dB	< ±0.001 dB	Complex signal, 15-bit data	
Decimate-by-16	$f_{(DEVCLK)}$ / 16	0.8 × f <sub>(DEVCLK)</sub> / 16	> 90 dB	< ±0.001 dB	Complex signal, 15-bit data	
Decimate-by-32	f <sub>(DEVCLK)</sub> / 32	0.8 × f <sub>(DEVCLK)</sub> / 32	> 90 dB	< ±0.001 dB	Complex signal, 15-bit data	

#### Table 6-13. Output Sample Rates and Signal Bandwidths


Figure 6-11 to Figure 6-18 provide the composite decimation filter responses. The black portion of the trace shows the pass-band region, or alias-protected region, of the response. The red portion of the trace shows the transition region of the response as well as any frequency regions that will alias into the transition region. The transition region is not alias protected and therefore desired signals should only be placed in the pass-band region of the filter response. The blue portion of the trace shows the frequency regions that will alias into the pass-band after decimation and therefore define the stop-band region of the frequency response. The stop-band attenuation is defined to sufficient filter any undesired images or signals to prevent them from aliasing into the desired pass-band. Use analog filtering before the analog inputs (INA or INB) for additional attenuation of signals that fall within this band or to sufficiently reduce signals at the ADC inputs that may produce harmonics,



interleaving spurs or other undesired spurious signals that will alias into the desired signal band (before the complex mixing and decimation operations).



ADC12DJ5200SE SLVSGH5C – MARCH 2023 – REVISED APRIL 2025



For maximum efficiency, a group of high-speed filter blocks are implemented with specific blocks used for each decimation setting to achieve the composite responses illustrated in Figure 6-11 to Figure 6-18. Table 6-14 describes the combination of filter blocks used for each decimation setting and Table 6-15 lists the coefficient details and decimation factor of each filter block. The coefficients are symmetric with the center tap indicated by bold text.

Table 6-14. Decimation mode Filter Osage					
DECIMATION SETTING         FILTER BLOCKS USED (Listed in Order of Operation)					
4	CS40, CS80				
8	CS20, CS40, CS80				
16	CS10, CS20, CS40, CS80				
32	CS5, CS10, CS20, CS40, CS80				

# Table 6-14. Decimation Mode Filter Usage

EXAS

INSTRUMENTS

www.ti.com



FILTER COEFFICIENT SET (Decimation Factor of Filter, Scale factor)									
CS5	(2, 2 <sup>-5</sup> )	CS10	(2, 2 <sup>-11</sup> )	CS20	(2, 2 <sup>-14</sup> )	CS40	(2, 2 <sup>-17</sup> )	CS80 (	2, 2 <sup>-19</sup> )
-1	-1	-65	-65	109	109	-327	-327	-37	-37
0	0	0	0	0	0	0	0	0	0
9	9	577	577	-837	-837	2231	2231	118	118
16		1024		0	0	0	0	0	0
				4824	4824	-8881	-8881	-291	-291
				8192		0	0	0	0
						39742	39742	612	612
						65536		0	0
								-1159	-1159
								0	0
								2031	2031
								0	0
								-3356	-3356
								0	0
								5308	5308
								0	0
								-8140	-8140
								0	0
								12284	12284
								0	0
								-18628	-18628
								0	0
								29455	29455
								0	0
								-53191	-53191
								0	0
								166059	166059
								262144	

# Table 6-15. Filter Coefficient Details

#### 6.3.8.3 Output Data Format

The DDC output data consists of 15-bit complex data plus the two overrange threshold-detection control bits. Table 6-16 shows the data output format for the DDC modes.

# Table 6-16. Complex Decimation Output Sample Format

I/Q	16-BIT OUTPUT WORD															
SAMPLE	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I		DDC in-phase (I) 15-bit output data							OVR_T0							
Q		DDC quadrature (Q) 15-bit output data							OVR_T1							

#### 6.3.8.4 Decimation Settings

#### 6.3.8.4.1 Decimation Factor

The decimation setting is adjustable over the following settings and is set by the JMODE parameter. See Table 6-24 for the available JMODE values and the corresponding decimation settings.

- DDC Bypass: No decimation, real output
- Decimate-by-4: Complex output
- Decimate-by-8: Complex output
- Decimate-by-16: Complex output
- Decimate-by-32: Complex output

#### 6.3.8.4.2 DDC Gain Boost

The DDC gain boost (see the DDC configuration register) provides additional gain through the DDC block. Setting BOOST to 1 sets the total decimation filter chain gain to 6.02 dB. With a setting of 0, the total decimation



filter chain has a 0-dB gain. Only use this setting when the negative image of the input signal is filtered out by the decimation filters, otherwise clipping may occur. There is no reduction in analog performance when gain boost is enabled or disabled, but care must be taken to understand the reference output power for proper performance calculations.

# 6.3.9 JESD204C Interface

The ADC12DJ5200SE uses a JESD204C high-speed serial interface for data converters to transfer data from the ADC to the receiving logic device. Many of the available JESD204C output formats are backwards compatible with existing JESD204B receivers, including many of the JESD204B modes in the ADC12DJ2700 and ADC12DJ3200. The device serialized lanes are capable of operating with both 8B/10B encoding and 64B/66B encoding. A maximum of 16 lanes can be used to lower lane rates for interfacing with speed-limited logic devices. There are a few differences between 8B/10B and 64B/66B encoded JESD204C, which will be described throughout this section. Figure 6-19 shows a simplified block diagram of the 8B/10B encoded JESD204C interface and Figure 6-20 shows a simplified block diagram of the 64B/66B encoded JESD204C interface.





Figure 6-19. Simplified 8B/10B Encoded JESD204C Interface Diagram





The signals used in the JESD204C interface and the associated device pin names are summarized in Table 6-17. Most of the signals are common between 8B/10B and 64B/66B encoded JESD204C, except for SYNC which is not needed to achieve block synchronization for 64B/66B encoding. The sync header encoded into the data stream is used for block synchronization instead of the SYNC signal.

SIGNAL NAME	PIN NAMES	8B/10B	64B/66B	DESCRIPTION
Data	DA[7:0]+, DA[7:0]–, DB[7:0]+, DB[7:0]–)	Yes	Yes	High-speed serialized data after 8B/10B or 64B/66B encoding
SYNC	SYNCSE, TMSTP+, TMSTP-	Yes	No	Link initialization signal (handshake), toggles low to start code group synchronization (CGS) process. Not used for 64B/66B encoding modes, unless it is used for NCO synchronization purposes.
Device clock	CLK+, CLK–	Yes	Yes	ADC sampling clock, also used for clocking digital logic and output serializers
SYSREF	SYSREF+, SYSREF-	Yes	Yes	System timing reference used to deterministically reset the internal local multiframe clock (LMFC) or local extended multiblock clock (LEMC) counters in each JESD204C device

# Table 6-17. Summary of JESD204C Signals

Not all optional features of JESD204C are supported by the device. The list of features that are supported and the features that are not supported is provided in Table 6-18.

Table 6-18	Declaration	of Supported	JESD204C Features	
1 aute 0-10.		or Supported	JESDZU40 Fealures	

LETTER IDENTIFIER	REFERENCE CLAUSE	FEATURE	SUPPORT IN ADC12DJ5200SE				
а	clause 8	8B/10B link layer	Supported				
b	clause 7	64B/66B link layer	Supported				
с	clause 7	64B/80B link layer	Not supported				
d	clause 7	The command channel when using the 64B/66B or 64B/80B link layer	Not supported				
е	clause 7	Forward error correction (FEC) when using the 64B/66B or 64B/80B link layer	Supported				
f	clause 7	CRC3 when using the 64B/66B or 64B/80B link layer	Not supported				
g	clause 8	A physical SYNC pin when using the 8B/10B link layer	Supported				
h	clause 7, clause 8	Subclass 0	Not supported, but subclass 1 transmitter is compatible with subclass 0 receiver				
i	clause 7, clause 8	Subclass 1	Supported				
j	clause 8	Subclass 2	Not supported				
k	clause 7, clause 8	Lane alignment within a single link	Supported				
I	clause 7, clause 8	Subclass 1 with support for a lane alignment on a multipoint link by means of the MULTIREF signal	Not supported				
m	clause 8	SYNC interface timing is compatible with JESD204A	Supported				

61



# Table 6-18. Declaration of Supported JESD204C Features (continued)

LETTER IDENTIFIER	REFERENCE CLAUSE	FEATURE	SUPPORT IN ADC12DJ5200SE	
n	clause 8	SYNC interface timing is compatible with JESD204B	Supported	

#### 6.3.9.1 Transport Layer

The transport layer takes samples from the ADC output (when decimation is bypassed) or from the DDC output and maps the samples into octets inside of frames. The transport layer is common to both 8B/10B and 64B/66B encoding modes. These frames are then mapped onto the available lanes. The mapping of octets into frames and frames onto lanes is defined by the transport layer settings such as L, M, F, S, N and N'. An octet is 8 bits (before 8B/10B or 64B/66B encoding), a frame consists of F octets and the frames are mapped onto L lanes. Samples are N bits, but sent as N' bits across the link. The samples come from M converters and there are S samples per converter per frame cycle. M is sometimes artificially increased to obtain a more desirable mapping, for instance lower latency may be achieved with a larger M value for long frames.

There are a number of predefined transport layer modes in the device that are defined in Table 6-24. The high level configuration parameters for the transport layer in the device are described in Table 6-22. The transport layer mode is chosen by simply setting the JMODE register setting. For reference, the various configuration parameters for JESD204C are defined in Table 6-23.

The link layer further maps the frames into multiframes when using 8B/10B encoding or blocks, multiblocks and extended multiblocks when using 64B/66B encoding.

#### 6.3.9.2 Scrambler

A data scrambler is available to scramble the data before transmission across the channel. Scrambling is used to remove the possibility of spectral peaks in the transmitted data due to repetitive data streams. The scrambler is optional for 8B/10B encoded modes, however it is mandatory for 64B/66B encoded modes to have sufficient spectral content for clock recovery and adaptive equalization and to maintain DC balance to allow AC coupling of the transmitter to the receiver. The scrambler operates on the data before encoding, such that the 8B/10B scrambler scrambles the 8-bit octets before 10-bit encoding and the 64B/66B scrambler scrambles the 64-bit block before the sync header insertion (66-bit encoding). The JESD204C receiver automatically synchronizes its descrambler to the incoming scrambled data stream. For 8B/10B encoding, the initial lane alignment sequence (ILA) is never scrambled. Scrambling can be enabled by setting SCR (in the JESD204C control register) for 8B/10B encoding modes, but it is automatically enabled in 64B/66B modes. The scrambling polynomial is different for 8B/10B encoding and 64B/66B encoding schemes as defined by the JESD204C standard.

#### 6.3.9.3 Link Layer

The link layer serves multiple purposes in JESD204C for both 8B/10B and 64B/66B encoding schemes, however there are some differences in implementation for each encoding scheme. In general, the link layer's responsibilities include scrambling of the data (see Scrambler), establishing the code (8B/10B) or block (64B/ 66B) boundaries and the multiframe (8B/10B) or multiblock (64B/66B) boundaries, initializing the link, encoding the data, and monitoring the health of the link. This section is split into an 8B/10B section (8B/10B Link Layer) and a 64B/66B section (64B/66B Link Layer) to cover the specific implementation for each encoding scheme.

#### 6.3.9.4 8B/10B Link Layer

This section covers the link layer for the 8B/10B encoding operating modes including initialization of the character, frame and multiframe boundaries, alignment of the lanes, 8B/10B encoding and monitoring of the frame and multiframe alignment during operation.

#### 6.3.9.4.1 Data Encoding (8B/10B)

The data link layer converts the 8-bit octets from the transport layer into 10-bit characters for transmission across the link using 8B/10B encoding. 8B/10B encoding for DC balance to allow use of AC-coupling between the SerDes transmitter and receiver, and makes sure a sufficient number of edge transitions for the receiver to reliably recover the data clock. 8B/10B encoding also provides some error detection since a single bit error in a



character can result in either not being able to find the 10-bit character in the 8B/10B decoder look up table or an incorrect character disparity.

#### 6.3.9.4.2 Multiframes and the Local Multiframe Clock (LMFC)

The frames from the transport layer are combined into multiframes which are used in the process of achieving deterministic latency in subclass 1 implementations. The length of a multiframe is set by the K parameter which defines the number of frames in a multiframe. JESD204C increases the maximum allowed number of frames per multiframe (K) from 32 in JESD204B to 256 in JESD204C to allow a longer multi-frame to ease deterministic latency requirements. The total allowed range of K is defined by the inequality ceil(17/F)  $\leq$  K  $\leq$  min(256, floor(1024/F)) where ceil() and floor() are the ceiling and floor function, respectively. The local multiframe clock (LMFC) keeps track of the start and end of a multiframe for deterministic latency and data synchronization purposes. The LMFC is reset by the SYSREF signal to a deterministic phase in both the transmitter and receiver to act as a timing reference for deterministic latency. The LMFC clock frequency is given in Equation 10 where f<sub>BIT</sub> is the serialized bit rate (line rate) of the SerDes interface and F and K are as defined above. The frequency of SYSREF must equal to or an integer division of f<sub>LMFC</sub> when using 8B/10B encoding modes if SYSREF is a continuous signal.

 $f_{LMFC} = f_{BIT} / (10 \times F \times K)$ 

(10)

#### 6.3.9.4.3 Code Group Synchronization (CGS)

The first step in initializing the JESD204C link, after the LMFC is deterministically reset by SYSREF, is for the receiver to find the boundaries of the encoded 10-bit characters sent across each SerDes lane. This process is called code group synchronization (CGS). The receiver first asserts the <u>SYNC</u> signal (set to logic '0') when ready to initialize the link. The transmitter responds to the request by sending a stream of K28.5 comma characters. The receiver aligns its character clock to the K28.5 character sequence and CGS is achieved after successfully receiving four consecutive K28.5 characters. The receiver deasserts <u>SYNC</u> (set to logic '1') on the next LMFC edge after CGS is achieved and waits for the transmitter to start the initial lane alignment sequence (ILAS).

#### 6.3.9.4.4 Initial Lane Alignment Sequence (ILAS)

After the transmitter detects the SYNC signal deassert (logic '0' to logic '1' transition), the transmitter waits until its next LMFC edge to start sending the initial lane alignment sequence (ILAS). The ILAS consists of four multiframes each containing a predetermined sequence. The receiver searches for the start of the ILAS to determine the frame and multiframe boundaries. Each multiframe of the ILAS starts with a /R/ character (K28.0) and ends with a /A/ character (K28.3) and either can be used to detect the boundary of a multiframe. Each lane starts buffering its data in the elastic buffer once the ILAS reaches the receiver, starting with the /R/ character, until all receivers have received the ILAS and subsequently release the ILAS from all lanes at the same time to align the lanes. The elastic buffer release point is chosen to avoid ambiguity in the release of the data caused by variation in the data delay (arrival of the ILAS at the receiver for each lane). The second multiframe of the ILAS contains configuration parameters for the JESD204C link configuration that can be used by the receiver to verify that the transmitter and receiver configurations match.

#### 6.3.9.4.5 Frame and Multiframe Monitoring

The ADC12DJ5200SE supports frame and multiframe monitoring for verifying the health of the JESD204C link when using 8B/10B encoding. The scheme changes depending on the use of scrambling. The implementation when scrambling is disabled is covered first. If the last octet of the current frame matches the last octet of the previous frame, then the last octet of the current frame is encoded as an /F/ (K28.7) character. If the current frame is also the last frame of a multiframe, then an /A/ (K28.3) character is used instead. Neither an /F/ or /A/ character should occur in a normal data stream, except when replaced by the transmitter for alignment monitoring. When the receiver detects an /F/ or /A/ character in the normal data stream the receiver checks to see if the character occurs at the location expected to be the end of a frame or multiframe. If the character occurs at a location other than the end of a frame or multiframe then either the transmitter or receiver has become misaligned. The receiver replaces the alignment character with the appropriate data character upon reception of a properly aligned /F/ or /A/ character. The appropriate data character is the last octet of the

Copyright © 2025 Texas Instruments Incorporated



previously received frame. This scheme increases the probability of an alignment character for non-scrambled data streams.

The implementation when scrambling is enabled is slightly different since the octets will be randomized. If the last octet of a frame is 0xFC (before 8B/10B encoding) then the transmitter encodes the octet as an /F/ (/K28.7/) character. If the last octet of a multiframe is 0x7C (before 8B/10B encoding) then the transmitter encodes the octet as an /A/ (/K28.3/) character. The location of the /A/ and /F/ characters is monitored to verify proper frame and multiframe alignment. The receiver replaces the alignment characters by simply replacing an /F/ character with the 0xFC octet and an /A/ character with the 0x7C octet.

The receiver can report an error if multiple alignment characters occur in the incorrect location or do not occur when expected. Upon detection of a frame or multiframe misalignment, the receiver should trigger a link realignment by asserting SYNC. SYSREF should also be reissued to verify that the LMFC in the transmitter and receiver have proper alignment before restarting the link.

#### 6.3.9.5 64B/66B Link Layer

This section covers the link layer for the 64B/66B encoding operating modes which includes scrambling of the data, addition of the sync headers (64B/66B encoding), the structure of the block and multiblock, the sync header, cyclic redundancy checking (CRC), forward error correction (FEC) and link alignment.

#### 6.3.9.5.1 64B/66B Encoding

The frames formed by the transport layer are packed into 8-octet long blocks (64 bits). This 64-bit block is scrambled and then a 2-bit sync header (SH) is appended to form a 66-bit transmission block. The sync header is used for block synchronization by marking the end of a block as well as allowing for cyclic redundancy checking (CRC), forward error correction (FEC) or a command channel. The structure of a block is given in Table 6-19 where SH represents the appended 2-bit sync header.

Table 0-13. Offactare of 04B/00B Block with Oyne fielder								
SH	OCTET0	OCTET1	OCTET2	OCTET3	OCTET4	OCTET5	OCTET6	OCTET7
[0:1]	[2:9]	[10:17]	[18:25]	[26:33]	[34:41]	[42:49]	[50:57]	[58:65]

Table 6-19. Structure of 64B/66B Block with Sync Header

#### 6.3.9.5.2 Multiblocks, Extended Multiblocks and the Local Extended Multiblock Clock (LEMC)

A multiblock is a 32 block container which consists of a concatenation of 32 blocks. An extended multiblock is a concatenation of multiple multiblocks, where E defines the number of multiblocks in an extended multiblock. A frame can be split between blocks and multiblocks, but there must be an integer number of frames in an extended multiblock. An extended multiblock is only necessary when a multiblock does not have an integer number of frames. If an extended multiblock is not used, because a multiblock contains an integer number of frames, then the E parameter is equal to 1 to indicate that there is one multiblock in an extended multiblock. Values of E greater than 1 are not supported in ADC12DJ5200SE.

An extended multiblock is analogous to a multiframe in the 8B/10B transport layer. The local extended multiblock clock (LEMC) keeps track of the start and end of a multiblock for deterministic latency and data synchronization purposes in the same way the LMFC tracks the start and end of a multiframe in 8B/10B encoding. The LEMC is reset by the SYSREF signal to a deterministic phase in both the transmitter and receiver to act as a timing reference for deterministic latency. The LEMC clock frequency is defined by Equation 11 where  $f_{BIT}$  is the serialized bit rate (line rate) of the SerDes interface. The frequency of SYSREF must equal to or an integer division of  $f_{LMFC}$  when using 64B/66B encoding modes if SYSREF is a continuous signal.

$$f_{\text{LEMC}} = f_{\text{BIT}} / (66 \times 32 \times \text{E})$$

(11)

#### 6.3.9.5.3 Block, Multiblock and Extended Multiblock Alignment using Sync Header

The sync header contains two bits that are always opposite of each other (either 01 or 10). The JESD204C receiver can find the block boundaries by looking for a 66-bit boundary that always contains a 0 to 1 or 1 to 0 transition. Although 0 to 1 and 1 to 0 transitions will occur at other locations in a block, it is impossible for the sequence to appear at a fixed location, other than the proper sync header location, in successive blocks



for a long period of time. The sync header indicates the start of a block and can be used for block alignment monitoring. If a 00 or a 11 bit sequence is seen at the assumed sync header location of a block, then block alignment may have been lost. Multiple occurrences of incorrect sync header bits should trigger a search for the sync header after sending SYSREF to all devices to reset LEMC alignment.

A sync header ([0:1]) of 01 corresponds to transmission of a 1 while a sync header of 10 corresponds to a transmission of a 0. The transmitted bit from the sync header of each block of a multiblock are combined into a 32-bit word called the sync header stream. The sync header stream is used to transmit data in parallel with the user data to synchronize the link by marking the borders of multiblocks and extended multiblocks. In addition, the sync header stream provides one of either CRC, FEC or a command channel. The device supports CRC-12 and FEC and does not support CRC-3 or the command channel.

The 32-bit sync header stream always ends with a 00001 bit sequence, called the end-of-multiblock (EoMB) signal, that indicates the end of a multiblock. For CRC and command channel modes, a 00001 sequence will never occur in any other location in the sync header stream. For FEC mode, it is possible for a 00001 sequence to appear in another location within the sync header stream, however it is improbable to see the 00001 sequence in the same location within a sequence of multiple multiblocks. Therefore, in FEC mode it may take more than one multiblock to find the end of a multiblock. The end of an extended multiblock is found for all modes by monitoring bit 22 of the sync header stream, the EoEMB bit, which indicates the end of an extended multiblock when set to a 1. The EoMB (00001) and EoEMB signals, as well as fixed 1s in the sync header stream for CRC and command channel modes, form the pilot signal of the sync header stream.

The defined format for each form of the sync header stream are defined in the following sections.

#### 6.3.9.5.3.1 Cyclic Redundancy Check (CRC) Mode

The cyclic redundancy check (CRC) mode is available to allow detection of potential bit errors during transmission. Support for the 12-bit word CRC-12 mode is required by JESD204C, while a 3-bit word CRC-3 mode is optional. The device does not support the CRC-3 mode and therefore this section is specific to the CRC-12 mode only. The transmitter computes the CRC-12 parity bits from the scrambled data bits of the 32 blocks of a multiblock. The 12-bit CRC parity word is then transmitted in the sync header stream of the next multiblock. The receiver computes the 12-bit parity word of the received multiblock and compares it against the received 12-bit parity word of the next multiblock. A difference indicates that there is at least one error in the received data bits or in the received 12-bit parity word. The minimum latency to the detection of a bit error in the first data bit of a multiblock is 46 blocks.

The mapping of the sync header stream when using the CRC-12 mode is shown in Table 6-20. CRC[x] corresponds to bit x of the 12-bit CRC word. Cmd[x] corresponds to bit x of the 7 bit command word, which are always set to 0's in the device. The 00001 bit sequence at the end of the sync header stream is the pilot signal that is used to identify the end of a multiblock. The 1s that occur throughout the sync header make ensure the pilot signal is only seen at the end of the sync header, allowing multiblock alignment after only a single multiblock has been received. EoEMB is the end-of-extended-multiblock bit, which is set to 1 for the last multiblock of an extended multiblock.

Bit	Function	Bit	Function	Bit	Function	Bit	Function	
0	CRC[11]	8	CRC[5]	16	Cmd[6]	24	Cmd[2]	
1	CRC[10]	9	CRC[4]	17	Cmd[5]	25	Cmd[1]	
2	CRC[9]	10	CRC[3]	18	Cmd[4]	26	Cmd[0]	
3	1	11	1	19	1	27	0	
4	CRC[8]	12	CRC[2]	20	Cmd[3]	28	0	
5	CRC[7]	13	CRC[1]	21	1	29	0	
6	CRC[6]	14	CRC[0]	22	EoEMB	30	0	
7	1	15	1	23	1	31	1	

#### Table 6-20. Sync Header Stream Bit Mapping for CRC-12 Mode




(12)

The CRC-12 encoder takes in a multiblock of 32 scrambled blocks (2048 bits) and computes the 12-bit parity word using the generator polynomial given by Equation 12. The polynomial is sufficient to detect all 2-bit errors in a multiblock, spanning any distance, and burst error sequences of up to 12-bits in length. The probability of not detecting a 3-bit error spanning any distance in a multiblock is approximately 0.004%.

$$0x987 == x^{12} + x^9 + x^8 + x^3 + x^2 + x + 1$$

The full parity bit generation for CRC-12 is shown in Figure 6-21. The input is a 2048 bit sequence, built from the 32 scrambled blocks of a multiblock (sync header is not included). The 12-bit parity word, CRC[11:0], is taken from the  $S_x$  blocks after the full 2048 bit sequence is processed. The  $S_x$  blocks are initialized with 0s before processing each multiblock. For more information on the CRC-12 parity word generation, refer to the JESD204C standard.



#### 6.3.9.5.3.2 Forward Error Correction (FEC) Mode

Forward error correction (FEC) is an optional feature in JESD204C and is supported by the device. Whereas CRC-12 mode can only detect errors on the link, FEC is able to detect and correct errors to improve the bit error rate (BER) for error-sensitive applications. Many applications can tolerate random bit errors, however some applications, such as an oscilloscope, rely on long error-free measurements to detect a certain response from the device under test (DUT). An error in these applications may result in a false-positive detection of the response.

A scrambled multiblock of 32 blocks (2048 bits) is input into the FEC parity bit generator to generate the 26-bit parity word. The parity word is sent in the sync header stream of the next multiblock. The receiver then calculates its own 26-bit parity word and calculates the difference between the locally generated and received parity word, called the syndrome of the received bits. If the syndrome is 0, then all bits are assumed to have been received correctly, while any value other than 0 indicates at least one error in either the data bits or the parity word. If the syndrome is non-zero, then it can be used to determine the most likely error and then correct the error. The minimum latency from a bit error to detection and correct of a bit error in the first bit of a multiblock is 58 blocks.

The mapping of the sync header stream when using FEC mode is shown in Table 6-21. FEC[x] corresponds to bit x of the 26-bit FEC word. The 00001 bit sequence at the end of the sync header stream is the pilot signal that is used to identify the end of a multiblock. It is possible for a 00001 sequence to appear in another location within the sync header stream in FEC mode, however it is improbable to see the 00001 sequence in the same location within a sequence of multiple multiblocks. Therefore, in FEC mode it may take more than one multiblock to find the end of a multiblock. EoEMB is the end-of-extended-multiblock bit, which is set to 1 for the last multiblock of an extended multiblock.

Bit	Function	Bit	Function	Bit	Function	Bit	Function
0	FEC[25]	8	FEC[17]	16	FEC[9]	24	FEC[2]
1	FEC[24]	9	FEC[16]	17	FEC[8]	25	FEC[1]
2	FEC[23]	10	FEC[15]	18	FEC[7]	26	FEC[0]

#### Table 6-21. Sync Header Stream Bit Mapping for FEC Mode

Bit	Function	Bit	Function	Bit	Function	Bit	Function	
3	FEC[22]	11	FEC[14]	19	FEC[6]	27	0	
4	FEC[21]	12	FEC[13]	20	FEC[5]	28	0	
5	FEC[20]	13	FEC[12]	21	FEC[4]	29	0	
6	FEC[19]	14	FEC[11]	22	EoEMB	30	0	
7	FEC[18]	15	FEC[10]	23	FEC[3]	31	1	

 Table 6-21. Sync Header Stream Bit Mapping for FEC Mode (continued)

The FEC encoder takes in a multiblock of 32 scrambled blocks (2048 bits) and computes the 26-bit parity word using the generator polynomial given by Equation 13. The 2048 scrambled input bits plus 26 parity bits forms a shortened (2074, 2048) binary cyclic code. The (2074, 2048) binary cyclic code is shortened from the cyclic Fire code (8687, 8661). This polynomial can correct up to a 9-bit burst error per multiblock.

$$g(x) = (x^{17}+1)(x^9+x^4+1) == x^{26}+x^{21}+x^{17}+x^9+x^4+1$$
(13)

The full 26-bit FEC parity word generation is shown in Figure 6-22. The input is a 2048 bit sequence, built from the 32 scrambled blocks of a multiblock (sync header is not included). The 26-bit parity word, FEC[25:0], is taken from the  $S_x$  blocks after the full 2048 bit sequence is processed. The  $S_x$  blocks are initialized with 0's before processing each multiblock. For more information on the FEC parity word generation, refer to the JESD204C standard.




Figure 6-22. FEC Parity Bit Generator

FEC decoding and error correction are not covered here. For full details on FEC decoding and error correction, refer to the JESD204C standard.

#### 6.3.9.5.4 Initial Lane Alignment

The 64B/66B link layer does not use an initial lane alignment sequence (ILAS) like the 8B/10B link layer. Therefore, the receiver must use a different scheme to align lanes using the elastic buffer. In 8B/10B mode, the ILAS triggers the elastic buffer to start buffering the data for each lane. After all lanes have started buffering the data, the elastic buffers for each lane are released at a release point determined by the release buffer delay (RBD) parameter and the phase of the LMFC. In 64B/66B mode, the process starts by having all lanes achieve block, multiblock and extended multiblock alignment. Once all lanes have achieved alignment, the receiver can begin buffering data in the elastic buffers at the start of the next extended multiblock on each lane. The data is released at the next release point after all lanes have seen the start of an extended multiblock and have started buffering the data. The release point is defined relative to the LEMC edge and the programmed RBD value, the most intuitive of which is to release on the LEMC edge itself. The release point must be chosen to avoid the region of the LEMC containing variation in the data delay on each lane from startup to startup.

# 6.3.9.5.5 Block, Multiblock and Extended Multiblock Alignment Monitoring

Synchronization of blocks, multiblocks and extended multiblocks by monitoring the sync header of each block and EoMB and EoEMB bit of the sync header stream. A block will always begin with a 0 to 1 or 1 to 0 transition (sync header). A single missed sync header can occur due to a bit error, however it there are a number of sync header errors within a set number of blocks, then block synchronization has been lost and block synchronization should be reinitialized. It is possible to still have block synchronization, but to lose multiblock or extended



multiblock synchronization. Multiblock synchronization is monitored by looking for the EoMB signal, 00001, at the end of the sync header stream for each multiblock. If multiple EoMB signals are erroneous within a number of blocks, multiblock synchronization has been lost and multiblock synchronization should be reinitialized. If an erroneous EoEMB bit is received for multiple extended multiblocks within a number of extended multiblock, such as a 1 for a multiblock that is not the end of an extended multiblock or a 0 for a multiblock that is the end of an extended multiblock synchronization should be reinitialized. If multiblock or extended multiblock synchronization is lost and extended multiblock synchronization should be reinitialized. If multiblock or extended multiblock synchronization is lost, SYSREF should be applied to the erroneous devices to reestablish the LEMC before the synchronization process begins.

#### 6.3.9.6 Physical Layer

The JESD204C physical layer consists of a current mode logic (CML) output driver and receiver. The receiver consists of a clock detection and recovery (CDR) unit to extract the data clock from the serialized data stream and can contain a continuous time linear equalizer (CTLE) and/or discrete feedback equalizer (DFE) to correct for the low-pass response of the physical transmission channel. Likewise, the transmitter can contain pre-equalization to account for frequency dependent losses across the channel. The total reach of the SerDes links depends on the data rate, board material, connectors, equalization, noise and jitter, and required bit-error performance. The SerDes lanes do not have to be matched in length because the receiver aligns the lanes during the initial lane alignment sequence.

#### 6.3.9.6.1 SerDes Pre-Emphasis

The device high-speed output drivers can pre-equalize the transmitted data stream by using pre-emphasis to compensate for the low-pass response of the transmission channel. Configurable pre-emphasis settings allow the output drive waveform to be optimized for different PCB materials and signal transmission distances. The pre-emphasis setting is adjusted through the serializer pre-emphasis setting SER\_PE (in the serializer pre-emphasis control register). Higher values increase the pre-emphasis to compensate for more lossy PCB materials. This adjustment is best used in conjunction with an eye-diagram analysis capability in the receiver. Adjust the pre-emphasis setting to optimize the eye-opening for the specific hardware configuration and line rates needed.

#### 6.3.9.7 JESD204C Enable

The JESD204C interface must be disabled through JESD\_EN (in the JESD204C enable register) while any of the other JESD204C parameters are being changed. When JESD\_EN is set to 0 the block is held in reset and the serializers are powered down. The clocks for this section are also gated off to further save power. When the parameters are set as desired, the JESD204C block can be enabled (JESD\_EN is set to 1).


#### 6.3.9.8 Multi-Device Synchronization and Deterministic Latency

JESD204C subclass 1 outlines a method to achieve deterministic latency across the serial link. If two devices achieve the same deterministic latency then they can be considered synchronized. This latency must be achieved from system startup to startup to be deterministic. There are two key requirements to achieve deterministic latency. The first is proper capture of SYSREF for which the device provides a number of features to simplify this requirement at giga-sample clock rates (see the *SYSREF Capture* section for more information). SYSREF resets either the LMFC in 8B/10B encoding mode or the LEMC is 64B/66B encoding mode. The LMFC and LEMC are analogous between the two modes and will now be referred to as LMFC/LEMC.

The second requirement is to choose a proper elastic buffer release point in the receiver. Because the device is an ADC, the device is the transmitter (TX) in the JESD204C link and the logic device is the receiver (RX). The elastic buffer is the key block for achieving deterministic latency, and does so by absorbing variations in the propagation delays of the serialized data as the data travels from the transmitter to the receiver. A proper release point is one that provides sufficient margin against delay variations. An incorrect release point results in a latency variation of one LMFC/LEMC period. Choosing a proper release point requires knowing the average arrival time of data at the elastic buffer, referenced to an LMFC/LEMC edge, and the total expected delay variation for all devices. With this information the region of invalid release points within the LMFC/LEMC period can be defined, which stretches from the minimum to maximum delay for all lanes. Essentially, the designer must be sure the data for all lanes arrives at all devices after the previous release point occurs and before the next release point occurs.



Figure 6-23 provides a timing diagram that demonstrates this requirement. In this figure, the data for two ADCs is shown. The second ADC has a longer routing distance ( $t_{PCB}$ ) and results in a longer link delay. First, the invalid region of the LMFC/LEMC period is marked off as determined by the data arrival times for all devices. Then, the release point is set by using the release buffer delay (RBD) parameter to shift the release point an appropriate number of frame clocks from the LMFC/LEMC edge so that the release point occurs within the valid region of the LMFC/LEMC cycle. In the case of Figure 6-23, the LMFC/LEMC edge (RBD = 0) is a good choice for the release point because there is sufficient margin on each side of the valid region.



# Figure 6-23. LMFC/LEMC Valid Region Definition for Elastic Buffer Release Point Selection

The TX and RX LMFC/LEMCs do not necessarily need to be phase aligned, but knowledge of their phase is important for proper elastic buffer release point selection. Also, the elastic buffer release point occurs within every LMFC/LEMC cycle, but the buffers only release when all lanes have arrived. Therefore, the total link delay can exceed a single LMFC/LEMC period; see *JESD204B multi-device synchronization: Breaking down the requirements* for more information.

#### 6.3.9.9 Operation in Subclass 0 Systems

ADC12DJ5200SE can operate with subclass 0 compatibility provided that multi-ADC synchronization and deterministic latency are not required. With these limitations, the device can operate without the application of SYSREF. The internal LMFC/LEMC is automatically self-generated with unknown timing. SYNC is used as normal to initiate the CGS and ILAS in 8B/10B mode.

#### 6.3.10 Alarm Monitoring

A number of built-in alarms are available to monitor internal events. Several types of alarms and upsets are detected by this feature:

- 1. Serializer FIFO alarm (FIFO overflow or underflow)
- 2. Serializer PLL is not locked
- 3. JESD204C link is enabled, but not transmitting data (not in the data transmission state)
- 4. SYSREF causes internal clocks to be realigned
- 5. An upset that impacts the NCO phase
- 6. An upset that impacts the internal DDC or JESD204C clocks

When an alarm occurs, a bit for each specific alarm is set in ALM\_STATUS. Each alarm bit remains set until the host system writes a 1 to clear the alarm. If the alarm type is not masked (see the alarm mask register), then the alarm is also indicated by the ALARM register. The CALSTAT output pin can be configured as an alarm output that goes high when an alarm occurs; see the CAL\_STATUS\_SEL bit in the calibration pin configuration register.



#### 6.3.10.1 NCO Upset Detection

The NCO\_ALM register bit indicates if the NCO in channel A or B has been upset. The NCO phase accumulators in channel A are continuously compared to channel B. If the accumulators differ for even one clock cycle, the NCO\_ALM register bit is set and remains set until cleared by the host system by writing a 1. This feature requires the phase and frequency words for each NCO accumulator in DDC A (PHASEAx, FREQAx) to be set to the same values as the NCO accumulators in DDC B (PHASEBx, FREQBx). For example, PHASEA0 must be the same as PHASEB0 and FREQA0 must be the same as FREQB0, however, PHASEA1 can be set to a different value than PHASEA0. This requirement ultimately reduces the number of NCO frequencies available for phase coherent frequency hopping from four to two for each DDC. DDC B can use a different NCO frequency than DDC A by setting the NCOB[1:0] pins to a different value than NCOA[1:0]. This detection is only valid after the NCOs are synchronized by either SYSREF or the start of the ILA sequence (as determined by the NCO synchronization register). For the NCO upset detection to work properly, follow these steps:

- 1. Program JESD\_EN = 0
- 2. Make sure the device is configured to use both channels (PD\_ACH = 0, PD\_BCH = 0)
- 3. Select a JMODE that uses the NCO
- 4. Program all NCO frequencies and phases to be the same for channel A and B (for example, FREQA0 = FREQB0, FREQA1 = FREQB1, FREQA2 = FREQB2, and FREQA3 = FREQB3)
- 5. If desired, use the CMODE and CSEL registers or the NCOA[1:0] and NCOB[1:0] pins to choose a unique frequency for channel A and channel B
- 6. Program JESD\_EN = 1
- 7. Synchronize the NCOs (using SYNC or using SYSREF); see the NCO synchronization register
- 8. Write a 1 to the NCO\_ALM register bit to clear it
- 9. Monitor the NCO\_ALM status bit or the CALSTAT output pin if CAL\_STATUS\_SEL is properly configured
- 10. If the frequency or phase registers are changed while the NCO is enabled, the NCOs can get out of synchronization
- 11. Repeat steps 7-9
- 12. If the device enters and exits global power down, repeat steps 7-9

#### 6.3.10.2 Clock Upset Detection

The CLK\_ALM register bit indicates if the internal clocks have been upset. The clocks in channel A are continuously compared to channel B. If the clocks differ for even one DEVCLK / 2 cycle, the CLK\_ALM register bit is set and remains set until cleared by the host system by writing a 1. For the CLK\_ALM register bit to function properly, follow these steps:

- 1. Program JESD\_EN = 0
- 2. Make sure the part is configured to use both channels (PD\_ACH = 0, PD\_BCH = 0)
- 3. Program JESD\_EN = 1
- 4. Write CLK\_ALM = 1 to clear CLK\_ALM
- 5. Monitor the CLK\_ALM status bit or the CALSTAT output pin if CAL\_STATUS\_SEL is properly configured
- 6. When exiting global power-down (via MODE or the PD pin), the CLK\_ALM status bit may be set and must be cleared by writing a 1 to CLK\_ALM

#### 6.3.10.3 FIFO Upset Detection

The FIFO\_ALM bit indicates if an underflow or overflow condition has occurred on any of the JESD204C serializer lanes within the synchronizing FIFO between the digital logic block and serializer outputs. The FIFO\_LANE\_ALM register bits can be used to determine which lane triggered the underflow or overflow condition alarm. If the FIFO pointers are upset due to an undesired clock shift or other single event or incorrect clocking frequencies the FIFO\_LANE\_ALM bit for the erroneous lane will be set to 1. If the INIT\_ON\_FIFO\_ALM bit is set then the serializers, FIFO and JESD204C block will automatically reinitialize.



# 6.4 Device Functional Modes

The ADC12DJ5200SE can be configured to operate in a number of functional modes. These modes are described in this section.

#### 6.4.1 Dual-Channel Mode

ADC12DJ5200SE can be used as a dual-channel ADC where the sampling rate is equal to the clock frequency ( $f_S = f_{CLK}$ ) provided at the CLK+ and CLK– pins. The two inputs, INA and INB, serve as the respective inputs for each channel in this mode. This mode is chosen simply by setting JMODE to the appropriate setting for the desired configuration as described in Table 6-24. The analog inputs can be swapped by setting DUAL\_INPUT (see the input mux control register). One channel can be powered down to operate ADC12DJ5200SE as a single channel at the maximum sampling rate of dual channel mode to save power compared to single channel mode operating at half the rate.

# 6.4.2 Single-Channel Mode (DES Mode)

The ADC12DJ5200SE can also be used as a single-channel ADC where the sampling rate is equal to two times the clock frequency ( $f_S = 2 \times f_{CLK}$ ) provided at the CLK+ and CLK– pins. This mode effectively interleaves the two ADC channels together to form a single-channel ADC at twice the sampling rate. This mode is chosen simply by setting JMODE to the appropriate setting for the desired configuration as described in Table 6-24. INA or INB, can serve as the input to the ADC, however INA is recommended for highest performance. The analog input can be selected using SINGLE\_INPUT (see the input mux control register). A calibration needs to be performance after switching the input mux for the changes to take effect.

# 6.4.3 Dual-Input Single-Channel Mode (DUAL DES Mode)

The ADC12DJ5200SE can also be used as a single-channel ADC where the sampling rate is equal to two times the clock frequency ( $f_S = 2 \times f_{CLK}$ ) provided at the CLK+ and CLK– pins. This mode interleaves the two channels by sampling them out-of-phase and each channel samples separate analog inputs (INA and INB). The effective sampling rate is twice the device clock input (CLK±). This mode is useful for sampling the output of interleaved track-and-hold analog front-ends. This mode is chosen by setting JMODE to a *single channel mode* as described in Table 6-24 and setting SINGLE\_INPUT to use both INA and INB (see the input mux control register). The digital processing and JESD204C interface operate as if the device is in single-channel mode sampling only one of the inputs.



# 6.4.4 JESD204C Modes

The ADC12DJ5200SE can be programmed as a single-channel or dual-channel ADC, with or without decimation, and a number JESD204C output formats. Table 6-22 summarizes the basic operating mode configuration parameters and whether they are user configured or derived.

PARAMETER	DESCRIPTION	USER CONFIGURED OR DERIVED	VALUE
JMODE	JESD204C operating mode, automatically derives the rest of the JESD204C parameters, single-channel or dual-channel mode and the decimation factor	User configured	Set by JMODE (see the JESD204C mode register)
D	Decimation factor	Derived	See Operating Modes
DES	1 = single-channel mode, 0 = dual-channel mode	Derived	See Operating Modes
R	Number of bits transmitted per lane per CLK+/– cycle. The JESD204C line rate is the CLK+/– frequency times R. This parameter sets the SerDes PLL multiplication factor or controls bypassing of the SerDes PLL.	Derived	See Operating Modes
Links	Number of JESD204C links used	Derived	See Operating Modes
к	Number of frames per multiframe (8B/10B mode)	User configured	Set by KM1 (see the JESD204C K parameter register), see the allowed values in Operating Modes. This parameter is ignored in 64B/66B modes.
E	Number of multiblocks per extended multiblock (64B/66B mode)	Derived	Always set to '1' in ADC12DJ5200SE. This parameter is ignored in 8B/10B modes.

#### Table 6-22. ADC12DJ5200SE Operating Mode Configuration Parameters

There are a number of parameters required to define the JESD204C transport layer format, all of which are sent across the link during the initial lane alignment sequence in 8B/10B mode. 64B/66B mode does not use the ILAS, however the transport layer uses the same parameters. In the ADC12DJ5200SE, most parameters are automatically derived based on the selected JMODE; however, a few are configured by the user. Table 6-23 describes these parameters.

TEXAS INSTRUMENTS www.ti.com

PARAMETER	DESCRIPTION	USER CONFIGURED OR DERIVED	VALUE
ADJCNT	LMFC adjustment amount (not applicable)	Derived	Always 0
ADJDIR	LMFC adjustment direction (not applicable)	Derived	Always 0
BID	Bank ID	Derived	Always 0
CF	Number of control words per frame	Derived	Always 0
CS	Control bits per sample	Derived	Always set to 0 in ILAS, see Operating Modes for actual usage
DID	Device identifier, used to identify the link	User configured	Set by DID (see the JESD204C DID parameter register), see Lane Assignments
F	Number of octets (bytes) per frame (per lane)	Derived	See Operating Modes
HD	High-density format (samples split between lanes)	Derived	Always 0
JESDV	JESD204 standard revision	Derived	Always 1
к	Number of frames per multiframe	User configured	Set by the KM1 register, see the JESD204C K parameter register
L	Number of serial output lanes per link	Derived	See Operating Modes
LID	Lane identifier for each lane	Derived	See Lane Assignments
М	Number of converters used to determine lane bit packing; may not match number of ADC channels in the device	Derived	See Operating Modes
N	Sample resolution (before adding control and tail bits)	Derived	See Operating Modes
N'	Bits per sample after adding control and tail bits	Derived	See Operating Modes
S	Number of samples per converter (M) per frame	Derived	See Operating Modes
SCR	Scrambler enabled	User configured	Set by the JESD204C control register
SUBCLASSV	Device subclass version	Derived	Always 1
RES1	Reserved field 1	Derived	Always 0
RES2	Reserved field 2	Derived	Always 0
CHKSUM	Checksum for ILAS checking (sum of all above parameters modulo 256)	Derived	Computed based on parameters in this table

# Table 6-23. JESD204C Initial Lane Alignment Sequence Parameters



## 6.4.4.1 JESD204C Operating Modes Table

Table 6-24. ADC12DJ5200SE (	Operating Modes
-----------------------------	-----------------

		R-SPECIFIED RAMETER					DE	RIVE	d Paf	RAMETE	RS						
ADC12DJ5200SE OPERATING MODE	JMODE	K [Min:Step:Max]	Encoding	D	DES	LINKS	N	cs	N'	L (Per Link)	M (Per Link)	F	s	HD	E	R (Fbit / Fclk)	RANGE (MHz)
12-bit, single channel, 8 lanes	0	4:2:256	8b/10b	1	1	2	12	0	12	4	4 <sup>(1)</sup>	8	5	0	_	4	800-4290
12-bit, single channel, 16 lanes	1	4:2:256	8b/10b	1	1	2	12	0	12	8	8 <sup>(1)</sup>	8	5	0	_	2	800-5200
12-bit, dual channel, 8 lanes	2	4:2:256	8b/10b	1	0	2	12	0	12	4	4 <sup>(1)</sup>	8	5	0	_	4	800-4290
12-bit, dual channel, 16 lanes	3	4:2:256	8b/10b	1	0	2	12	0	12	8	8 <sup>(1)</sup>	8	5	0	_	2	800-5200
RESERVED	4	—	_	—	-		_	-	—	_	_	_	-	_	_	_	_
8-bit, single channel, 8 lanes	5	32:16:256	8b/10b	1	1	2	8	0	8	4	1	1	4	0	-	2.5	800-5200
8-bit, single channel, 16 lanes	6	32:16:256	8b/10b	1	1	2	8	0	8	8	1	1	8	0	_	1.25	800-5200
8-bit, dual channel, 8 lanes	7	32:16:256	8b/10b	1	0	2	8	0	8	4	1	1	4	0	_	2.5	800-5200
8-bit, dual channel, 16 lanes	8	32:16:256	8b/10b	1	0	2	8	0	8	8	1	1	8	0	—	1.25	800-5200
RESERVED	9	—	_	—			—	-	_	_	_	_	-	_	—	_	
Decimate-by-4, dual channel, 4 lanes	10	16:8:256	8b/10b	4	0	2	15	1	16	2	2	2	1	0	-	5	800-3432
Decimate-by-4, dual channel, 8 lanes	11	16:8:256	8b/10b	4	0	2	15	1	16	4	2	2	2	0	_	2.5	800-5200
Decimate-by-4, dual channel, 16 lanes	12	16:8:256	8b/10b	4	0	2	15	1	16	8	2	2	4	0	—	1.25	800-5200
Decimate-by-8, dual channel, 2 lanes	13	8:4:256	8b/10b	8	0	2	15	1	16	1	2	4	1	0	—	5	800-3432
Decimate-by-8, dual channel, 4 lanes	14	16:8:256	8b/10b	8	0	2	15	1	16	2	2	2	1	0	_	2.5	800-5200
Decimate-by-8, dual channel, 8 lanes	15	16:8:256	8b/10b	8	0	2	15	1	16	4	2	2	2	0	-	1.25	800-5200
Decimate-by-8, dual channel, 16 lanes	16	16:8:256	8b/10b	8	0	2	15	1	16	8	2	2	4	0	_	0.625	800-5200
RESERVED	17-18	—	_	—	_		—	—	_	_	_	_	_	_	—		
12-bit, single channel, 12 lanes	19	16:8:256	8b/10b	1	1	2	12	0	12	6	1	2	8	1	—	2.5	800-5200
12-bit, dual channel, 12 lanes	20	16:8:256	8b/10b	1	0	2	12	0	12	6	1	2	8	1	_	2.5	800-5200
Decimate-by-4, single channel, 4 lanes	21	16:8:256	8b/10b	4	1	2	15	1	16	2	1	2	2	0	_	5	800-3432
Decimate-by-4, single channel, 8 lanes	22	16:8:256	8b/10b	4	1	2	15	1	16	4	1	2	4	0	_	2.5	800-5200
Decimate-by-8, single channel, 2 lanes	23	16:8:256	8b/10b	8	1	2	15	1	16	1	1	2	1	0	—	5	800-3432
Decimate-by-8, single channel, 4 lanes	24	16:8:256	8b/10b	8	1	2	15	1	16	2	1	2	2	0	-	2.5	800-5200
Decimate-by-4, single channel, 16 lanes	25	16:8:256	8b/10b	4	1	2	15	1	16	8	1	2	8	0	-	1.25	800-5200
Decimate-by-8, single channel, 8 lanes	26	16:8:256	8b/10b	8	1	2	15	1	16	4	1	2	4	0	-	1.25	800-5200
Decimate-by-8, single channel, 16 lanes	27	16:8:256	8b/10b	8	1	2	15	1	16	8	1	2	8	0	—	0.625	800-5200
RESERVED	28-29	_	_	_	_		_	_	—	_	_	_	—	—	_	—	

74 Submit Document Feedback



# Table 6-24. ADC12DJ5200SE Operating Modes (continued)

	USEF	R-SPECIFIED RAMETER								RAMETE	RS						
ADC12DJ5200SE OPERATING MODE	JMODE	K [Min:Step:Max]	Encoding	D	DES	LINKS	N	cs	N'	L (Per Link)	M (Per Link)	F	s	HD	E	R (Fbit / Fclk)	RANGE (MHz)
12-bit, single channel, 8 lanes	30	32 <sup>(2)</sup>	64b/66b	1	1	2	12	0	12	4	4 <sup>(1)</sup>	8	5	0	1	3.3	800-5200
12-bit, dual channel, 8 lanes	31	32 <sup>(2)</sup>	64b/66b	1	0	2	12	0	12	4	4 <sup>(1)</sup>	8	5	0	1	3.3	800-5200
12-bit, single channel, 6 lanes	32	128 <sup>(2)</sup>	64b/66b	1	1	2	12	0	12	3	1	2	4	1	1	4.125	800-4160
12-bit, dual channel, 6 lanes	33	128 <sup>(2)</sup>	64b/66b	1	0	2	12	0	12	3	1	2	4	1	1	4.125	800-4160
8-bit, single channel, 4 lanes	34	256 <sup>(2)</sup>	64b/66b	1	1	2	8	0	8	2	1	1	2	0	1	4.125	800-4160
8-bit, dual channel, 4 lanes	35	256 <sup>(2)</sup>	64b/66b	1	0	2	8	0	8	2	1	1	2	0	1	4.125	800-4160
Decimate-by-4, single channel, 4 lanes	36	128 <sup>(2)</sup>	64b/66b	4	1	2	15	1	16	2	1	2	2	0	1	4.125	800-4160
Decimate-by-4, dual channel, 4 lanes	37	128 <sup>(2)</sup>	64b/66b	4	0	2	15	1	16	2	2	2	1	0	1	4.125	800-4160
Decimate-by-8, single channel, 2 lanes	38	128 <sup>(2)</sup>	64b/66b	8	1	2	15	1	16	1	1	2	1	0	1	4.125	800-4160
Decimate-by-8, dual channel, 2 lanes	39	64 <sup>(2)</sup>	64b/66b	8	0	2	15	1	16	1	2	4	1	0	1	4.125	800-4160
12-bit, single channel, 16 lanes	40	32 <sup>(2)</sup>	64b/66b	1	1	2	12	0	12	8	8 <sup>(1)</sup>	8	5	0	1	1.65	800-5200
12-bit, dual channel, 16 lanes	41	32 <sup>(2)</sup>	64b/66b	1	0	2	12	0	12	8	8 <sup>(1)</sup>	8	5	0	1	1.65	800-5200
12-bit, single channel, 12 lanes	42	128 <sup>(2)</sup>	64b/66b	1	1	2	12	0	12	6	1	2	8	1	1	2.0625	800-5200
12-bit, dual channel, 12 lanes	43	128 <sup>(2)</sup>	64b/66b	1	0	2	12	0	12	6	1	2	8	1	1	2.0625	800-5200
8-bit, single channel, 8 lanes	44	256 <sup>(2)</sup>	64b/66b	1	1	2	8	0	8	4	1	1	4	0	1	2.0625	800-5200
8-bit, dual channel, 8 lanes	45	256 <sup>(2)</sup>	64b/66b	1	0	2	8	0	8	4	1	1	4	0	1	2.0625	800-5200
Decimate-by-4, single channel, 8 lanes	46	128 <sup>(2)</sup>	64b/66b	4	1	2	15	1	16	4	1	2	4	0	1	2.0625	800-5200
Decimate-by-4, dual channel, 8 lanes	47	128 <sup>(2)</sup>	64b/66b	4	0	2	15	1	16	4	2	2	2	0	1	2.0625	800-5200
Decimate-by-8, single channel, 4 lanes	48	128 <sup>(2)</sup>	64b/66b	8	1	2	15	1	16	2	1	2	2	0	1	2.0625	800-5200
Decimate-by-8, dual channel, 4 lanes	49	128 <sup>(2)</sup>	64b/66b	8	0	2	15	1	16	2	2	2	1	0	1	2.0625	800-5200
8-bit, single channel, 16 lanes	50	256 <sup>(2)</sup>	64b/66b	1	1	2	8	0	8	8	1	1	8	0	1	1.03125	800-5200
8-bit, dual channel, 16 lanes	51	256 <sup>(2)</sup>	64b/66b	1	0	2	8	0	8	8	1	1	8	0	1	1.03125	800-5200
Decimate-by-4, single channel, 16 lanes	52	128 <sup>(2)</sup>	64b/66b	4	1	2	15	1	16	8	1	2	8	0	1	1.03125	800-5200
Decimate-by-4, dual channel, 16 lanes	53	128 <sup>(2)</sup>	64b/66b	4	0	2	15	1	16	8	2	2	4	0	1	1.03125	800-5200
Decimate-by-8, single channel, 8 lanes	54	128 <sup>(2)</sup>	64b/66b	8	1	2	15	1	16	4	1	2	4	0	1	1.03125	800-5200
Decimate-by-8, dual channel, 8 lanes	55	128 <sup>(2)</sup>	64b/66b	8	0	2	15	1	16	4	2	2	2	0	1	1.03125	800-5200
Decimate-by-16, dual channel, 2 lanes	56	8:4:256	8b/10b	16	0	2	15	1	16	1	2	4	1	0	_	2.5	800-5200
Decimate-by-16, dual channel, 4 lanes	57	16:8:256	8b/10b	16	0	2	15	1	16	2	2	2	1	0	_	1.25	800-5200
Decimate-by-16, dual channel, 8 lanes	58	16:8:256	8b/10b	16	0	2	15	1	16	4	2	2	2	0	_	0.625	800-5200



# Table 6-24. ADC12DJ5200SE Operating Modes (continued)

		R-SPECIFIED RAMETER	DERIVED PARAMETERS														
ADC12DJ5200SE OPERATING MODE	JMODE	K [Min:Step:Max]	Encoding	D	DES	LINKS	N	cs	N'	L (Per Link)	M (Per Link)	F	s	HD	E	R (Fbit / Fclk)	RANGE (MHz)
Decimate-by-16, dual channel, 2 lanes	59	64 <sup>(2)</sup>	64b/66b	16	0	2	15	1	16	1	2	4	1	0	1	2.0625	800-5200
Decimate-by-16, dual channel, 4 lanes	60	128 <sup>(2)</sup>	64b/66b	16	0	2	15	1	16	2	2	2	1	0	1	1.03125	800-5200
Decimate-by-16, single channel, 2 lanes	61	16:8:256	8b/10b	16	1	2	15	1	16	1	1	2	1	0	—	2.5	800-5200
Decimate-by-16, single channel, 4 lanes	62	16:8:256	8b/10b	16	1	2	15	1	16	2	1	2	2	0	—	1.25	800-5200
Decimate-by-16, single channel, 8 lanes	63	16:8:256	8b/10b	16	1	2	15	1	16	4	1	2	4	0	—	0.625	800-5200
Decimate-by-16, single channel, 2 lanes	64	128 <sup>(2)</sup>	64b/66b	16	1	2	15	1	16	1	1	2	1	0	1	2.0625	800-5200
Decimate-by-16, single channel, 4 lanes	65	128 <sup>(2)</sup>	64b/66b	16	1	2	15	1	16	2	1	2	2	0	1	1.03125	800-5200
Decimate-by-32, dual channel, 2 lanes	66	8:4:256	8b/10b	32	0	2	15	1	16	1	2	4	1	0	_	1.25	800-5200
Decimate-by-32, dual channel, 4 lanes	67	16:8:256	8b/10b	32	0	2	15	1	16	2	2	2	1	0	_	0.625	800-5200
Decimate-by-32, dual channel, 2 lanes	68	64 <sup>(2)</sup>	64b/66b	32	0	2	15	1	16	1	2	4	1	0	1	1.03125	800-5200
Decimate-by-32, single channel, 2 lanes	69	16:8:256	8b/10b	32	1	2	15	1	16	1	1	2	1	0	-	1.25	800-5200
Decimate-by-32, single channel, 4 lanes	70	16:8:256	8b/10b	32	1	2	15	1	16	2	1	2	2	0	_	0.625	800-5200
Decimate-by-32, single channel, 2 lanes	71	128 <sup>(2)</sup>	64b/66b	32	1	2	15	1	16	1	1	2	1	0	1	1.03125	800-5200

(1) M equals L in these modes to allow the samples to be sent in time-order over L lanes without unnecessary buffering. The M parameter does not represent the actual number of converters. Interleave the M sample streams from each link in the receiver to produce the correct sample data; see mode diagrams for more details.

(2) In the 64B/66B modes, the K parameter is not directly programmable. K is related to E and F according to the equation K=8\*32\*E/F. K is not an actual parameter of the 64B/66B link layer.



#### 6.4.4.2 JESD204C Modes cont.

Configuring the ADC12DJ5200SE is made easy by using a single configuration parameter called JMODE (see the JESD204C mode register). Using Operating Modes, the correct JMODE value can be found for the desired operating mode. The modes listed in Operating Modes are the only available operating modes. This table also gives a range and allowable step size for the K parameter (set by KM1, see the JESD204C K parameter register), which sets the multiframe length in number of frames.

The ADC12DJ5200SE has a total of 16 high-speed output drivers that are grouped into two 8-lane JESD204C links. All operating modes use two links with up to eight lanes per link. The lanes and their derived configuration parameters are described in the Lane Assignement and Parameters table. For a specified JMODE, the lowest indexed lanes for each link are used and the higher indexed lanes for each link are automatically powered down. Always route the lowest indexed lanes to the logic device.

DEVICE PIN DESIGNATION	JESD204C LINK	DID (User Configured)	LID (Derived)
DA0±			0
DA1±			1
DA2±			2
DA3±	A	Set by DID (see the JESD204C DID parameter	3
DA4±		register), the effective DID is equal to the DID register setting (DID)	4
DA5±			5
DA6±			6
DA7±			7
DB0±			0
DB1±			1
DB2±			2
DB3±	- В	Set by DID (see the JESD204C DID parameter	3
DB4±		register), the effective DID is equal to the DID register setting plus 1 (DID+1)	4
DB5±			5
DB6±			6
DB7±			7

#### Table 6-25. ADC12DJ5200SE Lane Assignment and Parameters

#### 6.4.4.3 JESD204C Transport Layer Data Formats

Output data are formatted in a specific optimized fashion for each JMODE setting based on the transport layer settings for that JMODE. When the DDC is not used (decimation = 1) the 12-bit offset binary values are mapped into octets. For the DDC mode, the 16-bit values (15-bit complex data plus 1 overrange bit) are mapped into octets. The following tables show the specific mapping formats for a single frame for each JMODE. The symbol definitions used in the JMODE tables is provided in Table 6-26. In all mappings, the tail bits (T) are 0 (zero). All samples are formatted as MSB first, LSB last.

NOTATION	MODE	DESCRIPTION
S[n]	Single channel, DDC bypassed	Sample n from ADC in single channel mode when DDC is bypassed
A[n]	Dual channel, DDC bypassed	Sample n from channel A in dual channel mode when DDC is bypassed
B[n]	Dual channel, DDC bypassed	Sample n from channel A in dual channel mode when DDC is bypassed
Т	_	Tail bits, always set to 0
AI[n], AQ[n]	Dual channel, DDC enabled	Complex I/Q sample n from DDC A in dual channel mode
BI[n], BQ[n]	Dual channel, DDC enabled	Complex I/Q sample n from DDC B in dual channel mode
ORA0[n]	Dual channel, DDC enabled	Overrange flag for channel A, set high if channel A sample n exceeds overrange threshold 0 (OVR_T0)

## Table 6-26. JMODE Table Symbol Definitions

#### ADC12DJ5200SE SLVSGH5C – MARCH 2023 – REVISED APRIL 2025

## Table 6-26. JMODE Table Symbol Definitions (continued)

NOTATION	MODE	DESCRIPTION
ORA1[n]	Dual channel, DDC enabled	Overrange flag for channel A, set high if channel A sample n exceeds overrange threshold 1 (OVR_T1)
ORB0[n]	Dual channel, DDC enabled	Overrange flag for channel B, set high if channel B sample n exceeds overrange threshold 0 (OVR_T0)
ORB1[n]	Dual channel, DDC enabled	Overrange flag for channel B, set high if channel B sample n exceeds overrange threshold 1 (OVR_T1)
l[n], Q[n]	Single channel, DDC enabled	Complex I/Q sample n from the DDC in single channel mode
OR0[n]	Single channel, DDC enabled	Overrange flag, set high if sample n exceeds overrange threshold 0 (OVR_T0)
OR1[n]	Single channel, DDC enabled	Overrange flag, set high if sample n exceeds overrange threshold 1 (OVR_T1)

## Table 6-27. JMODES 0 and 30 (12-bit, Single Channel, DDC Bypass, 8 lanes)

OCTET	(	)		1	2	2				4 5			(	6	7	
NIBBLE	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DA0		S[0]			S[8]			S[16]			S[24]			S[32]		Т
DA1		S[2]			S[10]			S[18]			S[26]			S[34]		Т
DA2		S[4]			S[12]			S[20]			S[28]				Т	
DA3		S[6]			S[14]			S[22]			S[30]			S[38]		Т
DB0		S[1]			S[9]			S[17]			S[25]			S[33]		Т
DB1		S[3]		S[11]				S[19]			S[27]				Т	
DB2		S[5]		S[13]			S[21]			S[29]					Т	
DB3		S[7]		S[15]				S[23]			S[31]				Т	

## Table 6-28. JMODES 1 and 40 (12-bit, Single Channel, DDC Bypass, 16 lanes)

OCTET		0		1	2	2	:	3		4		5		6	7	7
NIBBLE	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DA0		S[0]			S[16]			S[32]			S[48]			S[64]		Т
DA1		S[2]			S[18]			S[34]			S[50]			S[66]		Т
DA2		S[4]			S[20]			S[36]			S[52]			S[68]		Т
DA3		S[6]			S[22]			S[38]			S[54]			S[70]		Т
DA4		S[8]			S[24]			S[40]			S[56]			S[72]		Т
DA5		S[10]			S[26]			S[42]			S[58]			S[74]		Т
DA6		S[12]			S[28]			S[44]			S[60]			S[76]		Т
DA7		S[14]			S[30]			S[46]			S[62]			S[78]		Т
DB0		S[1]			S[17]			S[33]			S[49]			S[65]		Т
DB1		S[3]			S[19]			S[35]			S[51]			S[67]		Т
DB2		S[5]			S[21]			S[37]			S[53]			S[69]		Т
DB3		S[7]			S[23]			S[39]			S[55]			S[71]		Т
DB4		S[9]			S[25]		S[41]				S[57]			S[73]		Т
DB5		S[11]			S[27]		S[43]			S[59]			S[75]			Т
DB6		S[13]			S[29]			S[45]		S[61]		S[77]			Т	
DB7		S[15]			S[31]			S[47]			S[63]			S[79]		Т

#### Table 6-29. JMODES 2 and 31 (12-Bit, Dual Channel, DDC Bypass, 8 Lanes)

OCTET		)		I	2	2	3			4 5			6	5	7	
NIBBLE	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DA0		A[0]			A[4]			A[8]			A[12]			Т		
DA1		A[1]			A[5]			A[9]			A[13]			A[17]		Т
DA2		A[2]			A[6]			A[10]			A[14]			A[18]		Т
DA3		A[3]			A[7]			A[11]			A[15]				Т	
DB0		B[0]			B[4]			B[8]			B[12]		B[16]			Т

EXAS

**NSTRUMENTS** 

www.ti.com



Та	ble 6-2	29. JM	ODES	6 2 and	31 (1	2-Bit,	Dual (	Chann	el, DD	С Ву	bass, 8	3 Lane	es) (co	ntinue	ed)	
OCTET	(	כ		1	2	2	:	3	4	4 5				6	7	
NIBBLE	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DB1		B[1]			B[5]		B[9]				B[13]			B[17]		Т
DB2		B[2]			B[6]			B[10]			B[14]			B[18]		
DB3		B[3]		B[7]			B[11]				B[15]			Т		

- -

\_ \_ \_ \_

## Table 6-30. JMODES 3 and 41 (12-Bit, Dual Channel, DDC Bypass, 16 Lanes)

OCTET		0		1	:	2	;	3		4		5		6	-	7		
NIBBLE	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
DA0		A[0]			A[8]			A[16]			A[24]			A[32]		Т		
DA1		A[1]			A[9]			A[17]			A[25]			A[33]		Т		
DA2		A[2]			A[10]			A[18]			A[26]			A[34]		Т		
DA3		A[3]			A[11]			A[19]			A[27]			A[35]		Т		
DA4	DA4 A[4]			A[12]			A[20]			A[28]			A[36]		Т			
DA5		A[5]	A[13]			A[21]		A[29]		A[29] A[37]			Т					
DA6		A[6]		A[14]			A[22]		A[30]		A[38]		Т					
DA7	A7 A[7]			A[15]		A[23]		A[31]		A[39]			Т					
DB0		B[0]			B[8]			B[16]			B[24]			B[32]		Т		
DB1		B[1]			B[9]			B[17]			B[25]			B[33]		Т		
DB2		B[2]			B[10]			B[18]		B[26]			B[34]		Т			
DB3		B[3]			B[11]		B[19]		B[19]		B[27]			B[35]		Т		
DB4		B[4]			B[12]		B[20]		B[20]		B[20] E		B[28]			B[36]		Т
DB5		B[5]			B[13]		B[21]		B[29]			B[37]		Т				
DB6		B[6]			B[14]		B[22]		] B[30]			B[38]		Т				
DB7		B[7]			B[15]			B[23]			B[31]			B[39]		Т		

# Table 6-31. JMODES 5 and 44 (8-bit, Single Channel, 8 Lanes)

OCTET	0			
NIBBLE	0	1		
DA0	S[0]			
DA1	S[2]			
DA2	S[4]			
DA3	S[6]			
DB0	S[1]			
DB1	S[3]			
DB2	S[5]			
DB3	S[7]			

## Table 6-32. JMODES 6 and 50 (8-bit, Single Channel, 16 Lanes)

OCTET	0				
NIBBLE	0	1			
DA0	S[0]				
DA1	S[2]				
DA2	S[4]				
DA3	S[6]				
DA4	S[8]				
DA5	S[10]				
DA6	S[	12]			



#### Table 6-32. JMODES 6 and 50 (8-bit, Single Channel, 16 Lanes) (continued)

OCTET	0				
NIBBLE	0	1			
DA7	S[14]				
DB0	S[1]				
DB1	S[3]				
DB2	S[5]				
DB3	S[7]				
DB4	S[9]				
DB5	S[11]				
DB6	S[13]				
DB7	S[	15]			

## Table 6-33. JMODES 7 and 45 (8-bit, Dual Channel, 8 Lanes)

OCTET	0				
NIBBLE	0	1			
DA0	A[	0]			
DA1	A[1]				
DA2	A[2]				
DA3	A[3]				
DB0	B[0]				
DB1	B[1]				
DB2	B[2]				
DB3	B[	3]			

## Table 6-34. JMODES 8 and 51 (8-bit, Dual Channel, 16 Lanes)

OCTET	(				
NIBBLE	0	1			
DA0	A[	0]			
DA1	A[	1]			
DA2	A[	2]			
DA3	A[	3]			
DA4	A	4]			
DA5	A[	5]			
DA6	A[	6]			
DA7	A[	7]			
DB0	B[	0]			
DB1	B[	1]			
DB2	B[	2]			
DB3	B[	3]			
DB4	B[	4]			
DB5	B[5]				
DB6	B[6]				
DB7	B[	7]			

## Table 6-35. JMODES 10 and 37 (15-bit, Dual Channel, Decimate-by-4, 4 lanes)

OCTET	0		1		
NIBBLE	0	1	2	3	
DA0	AI[0], ORA0[0]				

80 Submit Document Feedback



#### Table 6-35. JMODES 10 and 37 (15-bit, Dual Channel, Decimate-by-4, 4 lanes) (continued)

OCTET		0	1		
NIBBLE	0	1	2	3	
DA1	AQ[0], ORA1[0]				
DB0	BI[0], ORB0[0]				
DB1	BQ[0], ORB1[0]				

## Table 6-36. JMODES 11 and 47 (15-bit, Dual Channel, Decimate-by-4, 8 lanes)

OCTET	(	0	1			
NIBBLE	0	1	2	3		
DA0	AI[0], ORA0[0]					
DA1	AI[1], ORA0[1]					
DA2	AQ[0], ORA1[0]					
DA3	AQ[1], ORA1[1]					
DB0	BI[0], ORB0[0]					
DB1	BI[1], ORB0[1]					
DB2	BQ[0], ORB1[0]					
DB3	BQ[1], ORB1[1]					

#### Table 6-37. JMODES 12 and 53 (15-bit, Dual Channel, Decimate-by-4, 16 lanes)

OCTET		0	1		
NIBBLE	0	1	2	3	
DA0		AI[0], C	RA0[0]		
DA1		AI[1], C	RA0[1]		
DA2		AI[2], C	RA0[2]		
DA3		AI[3], C	RA0[3]		
DA4		AQ[0], 0	DRA1[0]		
DA5		AQ[1], 0	DRA1[1]		
DA6	AQ[2], ORA1[2]				
DA7		AQ[3], 0	DRA1[3]		
DB0	BI[0], ORB0[0]				
DB1	BI[1], ORB0[1]				
DB2		BI[2], C	RB0[2]		
DB3	BI[3], ORB0[3]				
DB4		BQ[0], 0	DRB1[0]		
DB5	BQ[1], ORB1[1]				
DB6	BQ[2], ORB1[2]				
DB7		BQ[3], (	DRB1[3]		

#### Table 6-38. JMODES 13, 39, 56, 59, 66, and 68 (15-bit, Dual Channel, Decimate-by-8, 2 lanes)

OCTET	0		1		2		3	
NIBBLE	0	1	2	3	4	5	6	7
DA0		AI[0], C	DRA0[0]		AQ[0], ORA1[0]			
DB0	BI[0], ORB0[0]				BQ[0], ORB1[0]			

## Table 6-39. JMODES 14, 49, 57, 60, and 67 (15-bit, Dual Channel, Decimate-by-8, 4 lanes)

OCTET	(	0	1		
NIBBLE	0 1		2	3	
DA0	AI[0], ORA0[0]				
DA1	AQ[0], ORA1[0]				
DB0	BI[0], ORB0[0]				



#### Table 6-39. JMODES 14, 49, 57, 60, and 67 (15-bit, Dual Channel, Decimate-by-8, 4 lanes) (continued)

OCTET		D	1	1
NIBBLE	0	1	2	3
DB1	BQ[0], ORB1[0]			

## Table 6-40. JMODES 15, 55, and 58 (15-bit, Dual Channel, Decimate-by-8, 8 lanes)

OCTET		D		1
NIBBLE	0	1	2	3
DA0		AI[0], C	RA0[0]	
DA1		AI[1], C	RA0[1]	
DA2	AQ[0], ORA1[0]			
DA3	AQ[1], ORA1[1]			
DB0	BI[0], ORB0[0]			
DB1	BI[1], ORB0[1]			
DB2	BQ[0], ORB1[0]			
DB3		BQ[1], 0	DRB1[1]	

## Table 6-41. JMODE 16 (15-bit, Dual Channel, Decimate-by-8, 16 lanes)

OCTET		0		1	
NIBBLE	0	1	2	3	
DA0		AI[0], C	RA0[0]		
DA1		AI[1], O	RA0[1]		
DA2		AI[2], C	RA0[2]		
DA3		AI[3], C	RA0[3]		
DA4		AQ[0], C	DRA1[0]		
DA5		AQ[1], ORA1[1]			
DA6	AQ[2], ORA1[2]				
DA7	AQ[3], ORA1[3]				
DB0	BI[0], ORB0[0]				
DB1	BI[1], ORB0[1]				
DB2	BI[2], ORB0[2]				
DB3		BI[3], ORB0[3]			
DB4	BQ[0], ORB1[0]				
DB5	BQ[1], ORB1[1]				
DB6	BQ[2], ORB1[2]				
DB7		BQ[3], C	DRB1[3]		

#### Table 6-42. JMODES 19 and 42 (12-bit, Single Channel, DDC Bypass, 12 lanes)

OCTET		0		1
NIBBLE	0	1	2	3
DA0		S[0][11:0]		S[2][11:8]
DA1	S[2]	[7:0]	S[4][	11:4]
DA2	S[4][3:0]		S[6][11:0]	
DA3		S[8][11:0]		S[10][11:8]
DA4	S[10	S[10][7:0] S[12][		[11:4]
DA5	S[12][3:0]	I2][3:0] S[14][11:0]		
DB0		S[1][11:0]		S[3][11:8]
DB1	S[3]	[7:0]	S[5][	11:4]
DB2	S[5][3:0]	S[7][11:0]		
DB3		S[9][11:0]		S[11][11:8]
DB4	S[11	S[11][7:0] S[13][11:4]		[11:4]
DB5	S[13][3:0]		S[15][11:0]	



## Table 6-43. JMODE 20 and 43 (12-bit, Dual Channel, DDC Bypass, 12 lanes)

OCTET	(	D		1
NIBBLE	0	1	2	3
DA0		A[0][11:0]		A[1][11:8]
DA1	A[1]	[7:0]	A[2]	[11:4]
DA2	A[2][3:0]		A[3][11:0]	
DA3		A[4][11:0]		A[5][11:8]
DA4	A[5]	A[5][7:0] A[6][11:4]		[11:4]
DA5	A[6][3:0]	A[6][3:0] A[7][11:0]		
DB0	B[0][11:0]		B[1][11:8]	
DB1	B[1]	B[1][7:0] B[2][11:4]		[11:4]
DB2	B[2][3:0]	B[3][11:0]		
DB3	B[4][11:0]		B[5][11:8]	
DB4	B[5][7:0] B[6][11:4]		[11:4]	
DB5	B[6][3:0]		B[7][11:0]	

## Table 6-44. JMODE 21 and 36 (15-bit, Single Channel, Decimate-by-4, 4 lanes)

OCTET	0		
NIBBLE	0 1		
DA0	I[0], OR0[0]		
DA1	I[1], OR0[1]		
DB0	Q[0], OR1[0]		
DB1	Q[1], OR1[1]		

#### Table 6-45. JMODES 22 and 46 (15-bit, Single Channel, Decimate-by-4, 8 lanes)

OCTET	0			
NIBBLE	0 1			
DA0	I[0], C	DR0[0]		
DA1	I[1], OR0[1]			
DA2	I[2], OR0[2]			
DA3	I[3], OR0[3]			
DB0	Q[0], OR1[0]			
DB1	Q[1], OR1[1]			
DB2	Q[2], OR1[2]			
DB3	Q[3], (	OR1[3]		

#### Table 6-46. JMODES 23, 38, 61, 64, 69, and 71 (15-bit, Single Channel, Decimate-by-8, 2 lanes)

OCTET	0			
NIBBLE	0 1			
DA0	I[0], OR0[0]			
DB0	Q[0], OR1[0]			

#### Table 6-47. JMODES 24, 48, 62, 65, and 70 (15-bit, Single Channel, Decimate-by-8, 4 lanes)

OCTET	0		
NIBBLE	0 1		
DA0	I[0], OR0[0]		
DA1	I[1], OR0[1]		
DB0	Q[0], OR1[0]		
DB1	Q[1], OR1[1]		



#### Table 6-48. JMODES 25 and 52 (15-bit, Single Channel, Decimate-by-4, 16 lanes)

OCTET		0		1	
NIBBLE	0	1	2	3	
DA0		I[0], O	R0[0]		
DA1		l[1], O	R0[0]		
DA2		I[2], O	R0[1]		
DA3		I[3], O	R0[1]		
DA4		I[4], O	R0[2]		
DA5		I[5], OR0[2]			
DA6	I[6], OR0[3]				
DA7	I[7], OR0[3]				
DB0	Q[0], OR1[0]				
DB1	Q[1], OR1[0]				
DB2	Q[2], OR1[1]				
DB3	Q[3], OR1[1]				
DB4	Q[4], OR1[2]				
DB5	Q[5], OR1[2]				
DB6	Q[6], OR1[3]				
DB7		Q[7], C	DR1[3]		

# Table 6-49. JMODE 26, 54, and 63 (15-bit, Single Channel, Decimate-by-8, 8 lanes)

OCTET	0			1
NIBBLE	0	1	2	3
DA0		I[0], C	R0[0]	
DA1		I[1], C	PR0[1]	
DA2	I[2], OR0[2]			
DA3	I[3], OR0[3]			
DB0	Q[0], OR1[0]			
DB1	Q[1], OR1[1]			
DB2	Q[2], OR1[2]			
DB3		Q[3], 0	DR1[3]	

### Table 6-50. JMODE 27 (15-bit, Single Channel, Decimate-by-8, 16 lanes)

OCTET		0	<b>,</b>	1	
NIBBLE	0	1	2	3	
DA0		I[0], O	R0[0]		
DA1		l[1], O	R0[1]		
DA2		I[2], O	R0[2]		
DA3		I[3], O	R0[3]		
DA4		I[4], O	R0[4]		
DA5		I[5], OR0[5]			
DA6	I[6], OR0[6]				
DA7	I[7], OR0[7]				
DB0	Q[0], OR1[0]				
DB1	Q[1], OR1[1]				
DB2	Q[2], OR1[2]				
DB3		Q[3], C	R1[3]		
DB4		Q[4], OR1[4]			
DB5	Q[5], OR1[5]				
DB6	Q[6], OR1[6]				
DB7		Q[7], C	DR1[7]		

## Table 6-51. JMODE 32 (12-bit, Single Channel, DDC Bypass, 6 lanes)

OCTET		)		1
NIBBLE	0	1	2	3
DA0		S[0][11:0]		S[2][11:8]
DA1	S[2][7:0]		S[4]	[11:4]



#### Table 6-51. JMODE 32 (12-bit, Single Channel, DDC Bypass, 6 lanes) (continued)

OCTET	0			1
NIBBLE	0	1	2	3
DA2	S[4][3:0]		S[6][11:0]	
DB0	S[1][11:0]		S[3][11:8]	
DB1	S[3][7:0]		S[5][11:4]	
DB2	S[5][3:0]		S[7][11:0]	

#### Table 6-52. JMODE 33 (12-bit, Dual Channel, DDC Bypass, 6 lanes)

OCTET	0			I
NIBBLE	0	1	2	3
DA0		A[0][11:0]		A[1][11:8]
DA1	A[1][7:0]		A[2][11:4]	
DA2	A[2][3:0]		A[3][11:0]	
DB0	B[0][11:0]			B[1][11:8]
DB1	B[1][7:0]		B[2][11:4]	
DB2	B[2][3:0]		B[3][11:0]	

## Table 6-53. JMODE 34 (8-bit, Single Channel, 4 lanes)

OCTET	0	
NIBBLE	0 1	
DA0	S[0]	
DA1	S[2]	
DB0	S[1]	
DB1	S[3]	

#### Table 6-54. JMODE 35 (8-bit, Dual Channel, 4 lanes)

OCTET	0	
NIBBLE	0	1
DA0	A	[0]
DA1	A	[1]
DB0	B[0]	
DB1	В	[1]

#### Table 6-55. JMODE 37 (15-bit, Dual Channel, Decimate-by-4, 4 lanes)

OCTET	0			1
NIBBLE	0	1	2	3
DA0	AI[0], ORA0[0]			
DA1	AQ[0], ORA1[0]			
DB0	BI[0], ORB0[0]			
DB1	BQ[0], ORB1[0]			

#### Table 6-56. JMODE 38 (15-bit, Single Channel, Decimate-by-8, 2 lanes)

OCTET	0	
NIBBLE	0 1	
DA0	I[0], OR0[0]	
DB0	Q[0], OR1[0]	

#### Table 6-57. JMODE 39 (15-bit, Dual Channel, Decimate-by-8, 2 lanes)

OCTET		)		1	:	2	:	3
NIBBLE	0	1	2	3	4	5	6	7
DA0	AI[0], ORA0[0]					AQ[0], 0	DRA1[0]	
DB0	BI[0], ORB0[0]				BQ[0], 0	ORB1[0]		



OCTET		0 1		1 2		2	3	
NIBBLE	0	1	2	3	4	5	6	7
DA0	AI[0], ORA0[0]					AQ[0], 0	ORA1[0]	
DB0	BI[0], ORB0[0]				BQ[0], 0	ORB1[0]		

#### 6.4.4.4 64B/66B Sync Header Stream Configuration

The sync header stream can be used to identify bit errors on the link or to correct bit errors. Two modes of operation are available in the device. Cyclic redundancy checking (CRC) can be used to identify bit errors. The device only supports 12-bit CRC (CRC-12) and does not support the optional 3-bit CRC-3 described by JESD204C. Alternatively, forward error correction (FEC) can be used to identify bit errors and then correct bit errors. For information on CRC-12, see Cyclic Redundancy Check (CRC) Mode. For information on FEC, see Forward Error Correction (FEC) Mode. Set the sync header stream configuration by using the sync header mode register.

#### 6.4.4.5 Dual DDC and Redundant Data Mode

When operating in dual-channel mode, the data from one channel can be routed to both digital down-converter blocks by using DIG\_BIND\_A or DIG\_BIND\_B (see the digital channel binding register). This feature enables down-conversion of two separate captured bands from a single ADC channel. The second ADC can be powered down in this mode by setting PD\_ACH or PD\_BCH (see the channel power down register).

Additionally, DIG\_BIND\_A or DIG\_BIND\_B can be used to provide redundant data to separate digital processors by routing data from one ADC channel to both JESD204C links. Redundant data mode is available for all JMODE modes except for the single-channel modes. Both dual DDC mode and redundant data mode are demonstrated in Figure 6-24 where the data for ADC channel A is routed to both DDCs and then transmitted to a single processor or two processors (for redundancy).




Figure 6-24. Dual DDC Mode or Redundant Data Mode for Channel A

#### 6.4.5 Power-Down Modes

The PD input pin allows the devices to be entirely powered down. Power-down can also be controlled by MODE (see the device configuration register). To power down only one channel in dual channel mode use the channel power down register. The serial data output drivers are disabled when PD is high. For proper operation in foreground calibration mode, ADC\_OFF in the CAL\_CFG register should be programmed to 0x1. When the device returns to normal operation, the JESD204 link must be re-established, and the ADC pipeline and decimation filters contain meaningless information so the system must wait a sufficient time for the data to be flushed.




## 6.4.6 Test Modes

A number of device test modes are available. These modes insert known patterns of information into the device data path for assistance with system debug, development, or characterization.

#### 6.4.6.1 Serializer Test-Mode Details

Test modes are enabled by setting JTEST (see the JESD204C test pattern control register) to the desired test mode. Each test mode is described in detail in the following sections. Regardless of the test mode, the serializer outputs (number of lanes, rate) are powered up based on JMODE. Only enable the test modes when the JESD204C link is disabled. Figure 6-25 provides a diagram showing the various test mode insertion points.



\* Applies only to JMODEs using 8B/10B encoding

Figure 6-25. Test Mode Insertion Points

#### 6.4.6.2 PRBS Test Modes

The PRBS test modes bypass the JESD204C transport layer and link layer and are therefore neither scrambled nor encoded. These test modes produce pseudo-random bit streams that comply with the ITU-T 0.150 specification. These bit streams are used with lab test equipment or logic devices that can self-synchronize to the bit pattern. The initial phase of the pattern is not defined since the receiver self synchronizes.

The sequences are defined by a recursive equation. For example, Equation 14 defines the PRBS7 sequence.

$$y[n] = y[n - 6] \oplus y[n - 7]$$

where

```
• bit n is the XOR of bit [n - 6] and bit [n - 7], which are previously transmitted bits
```

Table 6-59 lists equations and sequence lengths for the available PRBS test modes where  $\oplus$  is the XOR operation and y[n] represents bit n in the PRBS sequence. The initial phase of the pattern is unique for each lane.

Table 0-35. P DIG Mode Equations					
SEQUENCE	SEQUENCE LENGTH (bits)				
y[n] = y[n – 6]⊕y[n – 7]	127				
y[n] = y[n – 5]⊕y[n – 9]	511				
y[n] = y[n – 14]⊕y[n – 15]	32,767				
y[n] = y[n – 18]⊕y[n – 23]	8,388,607				
y[n] = y[n – 28]⊕y[n – 31]	2,147,483,647				
	SEQUENCE $y[n] = y[n - 6] \oplus y[n - 7]$ $y[n] = y[n - 5] \oplus y[n - 9]$ $y[n] = y[n - 14] \oplus y[n - 15]$ $y[n] = y[n - 18] \oplus y[n - 23]$				

Table 6-59.	PBRS Mod	le Equations
-------------	----------	--------------

#### 6.4.6.3 Clock Pattern Mode

In the clock pattern mode, the JESD204C transport layer and link layer are bypassed, so the test sequence is neither scrambled nor encoded. The pattern consists of a 16-bit long sequence of 8 ones and 8 zeros (1111 1111 0000 0000) that repeats indefinitely.

(14)

Copyright © 2025 Texas Instruments Incorporated



#### 6.4.6.4 Ramp Test Mode

In the ramp test mode, the JESD204C link layer operates normally, but the transport layer is disabled and the input from the formatter is ignored. In 8B/10B modes, the pattern begins after the ILA sequence finishes. In 64B/66B mode, the pattern begins after the serializers are initialized. Each lane transmits an identical octet stream that is encoded and scrambled by the link layer. The octet stream increments from 0x00 to 0xFF and repeats. This mode is available for both 8B/10B and 64B/66B modes.

#### 6.4.6.5 Short and Long Transport Test Mode

JESD204C defines both short and long transport test modes to verify that the transport layers in the transmitter and receiver are operating correctly. The ADC12DJ5200SE has three different short transport layer test patterns depending on the N' value of the specified JMODE (see Operating Modes). The short transport layer is only used when control bits are not used. Otherwise, the long transport test mode must be used. ADC12DJ5200SE supports the long transport test mode for all N' = 16 modes, since these modes use control bits. The transport layer test modes are the same for 8B/10B mode and 64B/66B modes with identical N' values, since the transport layer is independent of the link layer.

#### 6.4.6.5.1 Short Transport Test Pattern

Short transport test patterns send a predefined octet format that repeats every frame. In the ADC12DJ5200SE, all JMODE configurations that have an N' value of 8 or 12 use the short transport test pattern. The N' = 8 short transport test pattern is shown in Table 6-60. The N' = 12 test patterns are shown in Table 6-61, Table 6-62 and Table 6-63 which cover different values of F and S. All applicable lanes are shown, however only the enabled lanes (lowest indexed) for the configured JMODE are used.

	ansport lest rattern for N = 6 Noues	s (Lengui – 2 Fraines)
FRAME	0	1
DA0	0x00	0xFF
DA1	0x01	0xFE
DA2	0x02	0xFD
DA3	0x03	0xFC
DB0	0x00	0xFF
DB1	0x01	0xFE
DB2	0x02	0xFD
DB3	0x03	0xFC

#### Table 6-60. Short Transport Test Pattern for N' = 8 Modes (Length = 2 Frames)

#### Table 6-61. Short Transport Test Pattern for N' = 12, F = 8 Modes (Length = 1 Frame)

OCTET	(	)		1	2	2	:	3	4	4		5	(	3	7	'								
NIBBLE	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15								
DA0		0xF01			0xF02			0xF03			0xF04			0xF05		Т								
DA1		0xE11			0xE12			0xE13			0xE14			0xE15		Т								
DA2	0xD21				0xD22			0xD23			0xD24			0xD25		Т								
DA3		0xC31			0xC32			0xC33			0xC34			0xC35		Т								
DA4		0xB41			0xB42			0xB43		0xB44 (		0xB45		Т										
DA5		0xA51			0xA52			0xA53		0xA54			0xA55		Т									
DA6		0x961			0x962			0x963			0x964		0x965			Т								
DA7		0x871			0x872			0x873			0x874 0x875			Т										
DB0		0xF01			0xF02			0xF03		0xF04 0xF		0xF05		Т										
DB1	DB1 0xE11		DB1 0xE11 0xE12				0xE11		0xE12		0xE12		0xE12			0xE13			0xE14			0xE15		Т
DB2	DB2 0xD21 0xD22 0xD23 0xD24		0xD24			0xD25		Т																
DB3		0xC31			0xC32			0xC33			0xC34		0xC35		Т									
DB4		0xB41			0xB42			0xB43			0xB44			0xB45		Т								
DB5		0xA51			0xA52			0xA53			0xA54			0xA55		Т								

88 Submit Document Feedback



Table 6	Table 6-61. Short Transport Test Pattern for N' = 12, F = 8 Modes (Length = 1 Frame) (continued)															
OCTET	0		0		2	2	;	3	4	4	ł	5	(	6		7
NIBBLE	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DB6		0x961			0x962		0x962 0x963			0x964			0x965			Т
DB7		0x871			0x872		0x873			0x874		0x875			Т	



## Table 6-62. Short Transport Test Pattern for N' = 12, F = 2, S = 8 Modes (Length = 1 Frame)

OCTET	(	0	1	1	
NIBBLE	0	1	2	3	
DA0		0x012		0x3	
DA1	0x	45	0x67		
DA2	0x8		0x9AB		
DA3		0xCDE		0xF	
DA4	0x	:01	0x23		
DA5	0x4		0x567		
DB0		0x012		0x3	
DB1	0x	:45	0x	67	
DB2	0x8		0x9AB		
DB3		0xCDE		0xF	
DB4	0x	23			
DB5	0x4		0x567		

#### Table 6-63. Short Transport Test Pattern for N' = 12, F = 2, S = 4 Modes (Length = 1 Frame)

OCTET	(	)	1				
NIBBLE	0	1	2	3			
DA0		0x012 0x3					
DA1	0x45 0x67						
DA2	0x8		0x9AB				
DB0		0x012		0x3			
DB1	0x45 0x67						
DB2	0x8	0x9AB					

#### 6.4.6.5.2 Long Transport Test Pattern

The long-transport test mode is used in all of the JMODE modes where N' equals 16 due to the use of control bits. Patterns are generated in accordance with the JESD204C standard and are different for each output format as defined in Operating Modes. The rules for the pattern are defined below. Equation 15 gives the length of the test pattern. The long transport test pattern is the same for link A and link B, where DAx lanes belong to link A and DBx lanes belong to link B.

Long Test Pattern Length (Frames) =  $K \times ceil[(M \times S + 2) / K]$  (15)

- Sample Data:
  - Frame 0: Each sample contains N bits, with all samples set to the converter ID (CID) plus 1 (CID + 1). The CID is defined based on the converter number within the link; two links are used in all modes. Within a link, the converters are numbered by channel (A or B) and in-phase (I) and quadrature-phase (Q). The numbering resets for the second link. For instance, in JMODE 11, channel A and channel B data are separated into separate links (Link A and Link B). The in-phase component for each channel has CID = 0 and the quadrature-phase component has CID = 1.
  - Frame 1: Each sample contains N bits, with each sample (for each converter) set as its individual sample ID (SID) within the frame plus 1 (SID + 1)
  - Frame 2 +: Each sample contains N bits, with the data set to  $2^{N-1}$  for all samples (for example, if N is 15 then  $2^{N-1} = 16384$ )
- Control Bits (if  $\overline{CS} > 0$ ):
  - Frame 0 to M × S 1: The control bit belonging to the sample mod (i, S) of the converter floor (i, S) is set to 1 and all others are set to 0, where i is the frame index (i = 0 is the first frame of the pattern). Essentially, the control bit *walks* from the lowest indexed sample to the highest indexed sample and from the lowest indexed converter to the highest indexed converter, changing position every frame.
  - Frame M × S +: All control bits are set to 0

Table 6-64 describes an example long transport test pattern for when JMODE = 10, K = 10.

#### Table 6-64. Example Long Transport Test Pattern (JMODE = 10, K = 10)

	TIME →											$\begin{array}{c} \textbf{PATTERN REPEATS} \\ \rightarrow \end{array}$										
OCTET NUM	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
DA0	0x0	003	0x0	002	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x0	003
DA1	0x0	004	0x0	003	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x0	004
DB0	0x0	003	0x0	002	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x0	003
DB1	0x0	004	0x0	003	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x8	000	0x0	004
		ime 1	Fra n +	ime + 1	Fra n +			ame + 3	Fra n +			ime + 5		ame + 6	Fra n ·	ime + 7		ıme ⊦ 8	Fra n +		Fra n +	ame · 10

The pattern starts at the end of the initial lane alignment sequence (ILAS) and repeats indefinitely as long as the link remains running. For more details see the JESD204C specification, section 5.1.6.3.

#### 6.4.6.6 D21.5 Test Mode

In this test mode, the controller transmits a continuous stream of D21.5 characters (alternating 0s and 1s). This mode applies to 8B/10B and 64B/66B modes.

#### 6.4.6.7 K28.5 Test Mode

In this test mode, the controller transmits a continuous stream of K28.5 characters. This mode only applies to 8B/10B modes.

#### 6.4.6.8 Repeated ILA Test Mode

In this test mode, the JESD204C link layer operates normally, except that the ILA sequence (ILAS) repeats indefinitely instead of starting the data phase. Whenever the receiver issues a synchronization request, the transmitter initiates code group synchronization. Upon completion of code group synchronization, the transmitter repeatedly transmits the ILA sequence. This mode only applies to 8B/10B modes.

## 6.4.6.9 Modified RPAT Test Mode

A 12-octet repeating pattern is defined in INCITS TR-35-2004. The purpose of this pattern is to generate white spectral content for JESD204C compliance and jitter testing. Table 6-65 lists the pattern before and after 8B/10B encoding. This mode only applies to 8B/10B modes.

OCTET NUMBER	Dx.y NOTATION	8-BIT INPUT TO 8B/10B ENCODER	20b OUTPUT OF 8B/10B ENCODER (Two Characters)
0	D30.5	0xBE	0x86BA6
1	D23.6	0xD7	UXOODAO
2	D3.1	0x23	0xC6475
3	D7.2	0x47	0xC0475
4	D11.3	0x6B	0xD0E8D
5	D15.4	0x8F	
6	D19.5	0xB3	0xCA8B4
7	D20.0	0x14	UXCA6B4
8	D30.2	0x5E	0270405
9	D27.7	0xFB	0x7949E
10	D21.1	0x35	0xAA665
11	D25.2	0x59	CODAAXU

T-1.1. 0.05	N	DDAT	D - 44	\/-I
Table 6-65.	Modified	<b>KPAI</b>	Pattern	values



## 6.4.7 Calibration Modes and Trimming

ADC12DJ5200SE has two calibration modes available: foreground calibration and background calibration. When foreground calibration is initiated the ADCs are automatically taken offline and the output data becomes midcode (0x000 in 2's complement) while a calibration is occurring. Background calibration allows the ADC to continue normal operation while the ADC cores are calibrated in the background by swapping in a different ADC core to take its place. Additional offset calibration features are available in both foreground and background calibration modes. Further, a number of ADC parameters can be trimmed to optimize performance in a user system.

ADC12DJ5200SE consists of a total of six sub-ADCs, each referred to as a *bank*, with two banks forming an *ADC core*. The banks sample out-of-phase so that each ADC core is two-way interleaved. The six banks form three *ADC cores*, referred to as ADC A, ADC B, and ADC C. In foreground calibration mode, ADC A samples INA and ADC B samples INB in dual-channel mode and both ADC A and ADC B sample INA (or INB) in single-channel mode. In the background calibration modes, the third ADC core, ADC C, is swapped in periodically for ADC A and ADC B so that they can be calibrated without disrupting operation. Figure 6-26 provides a diagram of the calibration system including labeling of the banks that make up each ADC core. When calibration is performed the linearity, gain and offset voltage for each bank are calibrated to an internally generated calibration signal. The analog inputs can be driven during calibration, in both foreground and background calibration, except that when offset calibration (OS\_CAL or BGOS\_CAL) is used there must be no signals (or aliased signals) near DC for proper estimation of the offset (see the *Offset Calibration* section).




Figure 6-26. ADC12DJ5200SE Calibration System Block Diagram

In addition to calibration, a number of ADC parameters are user controllable to provide trimming for optimal performance. These parameters include input offset voltage, ADC gain, interleaving timing, and input termination resistance. The default trim values are programmed at the factory to unique values for each device that are determined to be optimal at the test system operating conditions. The user can read the factory-programmed values from the trim registers and adjust as desired. The register fields that control the trimming are labeled



according to the input that is being sampled (INA or INB), the bank that is being trimmed, or the ADC core that is being trimmed. The user is not expected to change the trim values as operating conditions change, however optimal performance can be obtained by doing so. Any custom trimming must be done on a per device basis because of process variations, meaning that there is no global optimal setting for all parts. See the *Trimming* section for information about the available trim parameters and associated registers.

#### 6.4.7.1 Foreground Calibration Mode

Foreground calibration requires the ADC to stop converting the analog input signals during the procedure. Foreground calibration always runs on power-up and the user must wait a sufficient time before programming the device to be sure the calibration is finished. Foreground calibration can be initiated by triggering the calibration engine. The trigger source can be either the CAL\_TRIG pin or CAL\_SOFT\_TRIG (see the calibration software trigger register) and is chosen by setting CAL\_TRIG\_EN (see the calibration pin configuration register).

#### 6.4.7.2 Background Calibration Mode

Background calibration mode allows the ADC to continuously operate, with no interruption of data. This continuous operation is accomplished by activating an extra ADC core that is calibrated and then takes over operation for one of the other previously active ADC cores. When that ADC core is taken off-line, that ADC is calibrated and can in turn take over to allow the next ADC to be calibrated. This process operates continuously, ensuring the ADC cores always provide the optimum performance regardless of system operating condition changes. Because of the additional active ADC core, background calibration mode has increased power consumption in comparison to foreground calibration mode. The low-power background calibration (LPBG) mode discussed in the *Low-Power Background Calibration (LPBG) Mode* section provides reduced average power consumption in comparison with the standard background calibration mode. Background calibration can be enabled by setting CAL\_BG (see the calibration configuration 0 register). CAL\_TRIG\_EN must be set to 0 and CAL\_SOFT\_TRIG must be set to 1.

Great care has been taken to minimize effects on converted data as the core switching process occurs, however, small brief glitches may still occur on the converter data as the cores are swapped.

#### 6.4.7.3 Low-Power Background Calibration (LPBG) Mode

Low-power background calibration (LPBG) mode reduces the power-overhead of enabling additional ADC cores. Off-line cores are powered down until ready to be calibrated and put on-line. Set LP\_EN = 1 to enable the low-power background calibration feature. LP\_SLEEP\_DLY is used to adjust the amount of time an ADC sleeps before waking up for calibration (if LP\_EN = 1 and LP\_TRIG = 0). LP\_WAKE\_DLY sets how long the core is allowed to stabilize before calibration and being put on-line. LP\_TRIG is used to select between an automatic switching process or one that is controlled by the user via CAL\_SOFT\_TRIG or CAL\_TRIG. In this mode there is an increase in power consumption during the ADC core calibration. The power consumption roughly alternates between the power consumption in foreground calibration when the spare ADC core is sleeping to the power consumption in background calibration when the spare ADC is being calibrated. Design the power-supply network to handle the transient power requirements for this mode. LPBG calibration mode is not recommended to be used in single channel operating modes.

#### 6.4.8 Offset Calibration

Foreground calibration and background calibration modes inherently calibrate the offsets of the ADC cores; however, the input buffers sit outside of the calibration loop and therefore their offsets are not calibrated by the standard calibration process. In both dual-channel mode and single-channel mode, uncalibrated input buffer offsets result in a shift in the mid-code output (DC offset). Further, in single-channel mode uncalibrated input buffer offsets can result in a fixed spur at  $f_S / 2$ . A separate calibration is provided to correct the input buffer offsets.

There must be no signals at or near DC or aliased signals that fall at or near DC to properly calibration the offsets. Requiring the system to be sure of the condition during normal operation, or have the ability to mute the input signal during calibration. The lower bandwidth of the balun will significantly suppress signals near DC, but care must the taken to avoid AC signals near the sample rate from aliasing near DC. Foreground offset calibration is enabled via CAL\_OS and only performs the calibration one time as part of the foreground



calibration procedure. Background offset calibration is enabled via CAL\_BGOS and continues to correct the offset as part of the background calibration routine to account for operating condition changes. When CAL\_BGOS is set, the system must be sure there are no DC or near DC signals or aliased signals that fall at or near DC during normal operation. When background offset calibration is used the analog to digital conversion is disturbed by a bandwidth difference. The calibration time is relatively long becuase the offset calibration as a one-time operation so the timing of the disturbing glitch can be controlled. A one time foreground calibration can be performed by setting CAL\_OS to 1 before setting CAL\_EN. However, this will not correct for variations as operating conditions change.

The offset calibration correction uses the input offset voltage trim registers (see Table 6-66) to correct the offset; therefore, must not be written by the user when offset calibration is used. The user can read the calibrated values by reading the OADJ\_x\_VINy registers, where x is the ADC core and y is the input (INA or INB), after calibration is completed. Only read the values when FG\_DONE is read as 1 when using foreground offset calibration (CAL\_OS = 1) and do not read the values when using background offset calibration (CAL\_BGOS = 1).

# 6.4.9 Trimming

Table 6-66 lists the parameters that can be trimmed and the associated registers. User trimming is limited to foreground (FG) calibration mode only.

TRIM PARAMETER	TRIM REGISTER	NOTES
Band-gap reference	BG_TRIM	Measurement on BG output pin.
Input termination resistance	RTRIM_x, where x = A for INA or B for INB)	The device must be powered on with a clock applied.
Input offset voltage	OADJ_A_FG0_VINx, OADJ_A_FG90_VINx and OADJ_B_FG0_VINx, where OADJ_A applies to ADC core A and OADJ_B applies to ADC core B, FG0 applies to dual channel mode for ADC core B, FG90 applies to ADC core A in single channel mode and x = A for INA or B for INB)	Input offset adjustment in dual channel mode consists of changing OADJ_A_FG0_VINA for channel A and OADJ_B_FG0_VINB for channel B. In single channel mode, OADJ_A_FG90_VINx and OADJ_B_FG0_VINx must be adjusted together to trim the input offset or adjusted separate to compensate the $f_S/2$ offset spur.
INA and INB gain	GAIN_xy_FGDUAL or GAIN_xy_FGDES, where x = ADC channel (A or B) and y = bank number (0 or 1)	Set FS_RANGE_A and FS_RANGE_B to default values before trimming the input. Use FS_RANGE_A and FS_RANGE_B to adjust the full-scale input voltage. The GAIN_xy_FGDUAL registers apply to Dual Channel Mode and the GAIN_xy_FGDES registers apply to the Single Channel Mode. To trim the gain of ADC core A or B, change GAIN_x0_FGDUAL and GAIN_x1_FGDUAL (or GAIN_x0_FGDES and GAIN_x1_FGDES) together in the same direction. To trim the gain of the two banks within ADC A or B, change GAIN_x0_FGDUAL and GAIN_x1_FGDUAL (or GAIN_x0_FGDES and GAIN_x1_FGDUAL (or GAIN_x0_FGDES and GAIN_x1_FGDES) in opposite directions.
INA and INB full-scale input voltage	FS_RANGE_x, where x = A for INA or B for INB)	Full-scale input voltage adjustment for each input. The default value is effected by GAIN_Bx (x = 0, 1, 4 or 5). Trim GAIN_Bx with FS_RANGE_x set to the default value. FS_RANGE_x can then be used to trim the full-scale input voltage.
Intra-ADC core timing (bank timing)	Bx_TIME_y, where x = bank number (0, 1, 4 or 5) and y = 0° (0) or $-90^{\circ}$ (90) clock phase	Trims the timing between the two banks of an ADC core (ADC A or B). The 0° clock phase is used for dual channel mode and for ADC B in single channel mode. The –90° clock phase is used only for ADC A in single-channel mode. A mismatch in the timing between the two banks of an ADC core can result in an $f_S/2$ - $f_{\rm IN}$ spur in dual channel mode or $f_S/4\pm f_{\rm IN}$ spurs in single channel mode.

## Table 6-66. Trim Register Descriptions



## Table 6-66. Trim Register Descriptions (continued)

TRIM PARAMETER	TRIM REGISTER	NOTES
Inter-ADC core timing (dual- channel mode)	TADJ_A, TADJ_B	The suffix letter (A or B) indicates the ADC core that is being trimmed. Changing either TADJ_A or TADJ_B adjusts the sampling instance of ADC A relative to ADC B in dual channel mode.
Inter-ADC core timing (single-channel mode)	TADJ_A_FG90_VINx, TADJ_B_FG0_VINx, where x = analog input (INA or INB)	These trim registers are used to adjust the timing of ADC core A relative to ADC core B in single channel mode. A mismatch in the timing will result in an $f_S/2-f_{IN}$ spur that is signal dependent. Changing either TADJ_A_FG90_VINx or TADJ_B_FG0_VINx changes the relative timing of ADC core A relative to ADC core B in single channel mode.



# 6.5 Programming

## 6.5.1 Using the Serial Interface

The serial interface is accessed using the following four pins: serial clock (SCLK), serial data in (SDI), serial data out (SDO), and serial interface chip-select (SCS). Register access is enabled through the SCS pin.

## 6.5.1.1 SCS

This signal must be asserted low to access a register through the serial interface. Setup and hold times with respect to the SCLK must be observed.

#### 6.5.1.2 SCLK

Serial data input is accepted at the rising edge of this signal. SCLK has no minimum frequency requirement.

#### 6.5.1.3 SDI

Each register access requires a specific 24-bit pattern at this input. This pattern consists of a read-and-write (R/W) bit, register address, and register value. The data are shifted in MSB first and multi-byte registers are always in little-endian format (least significant byte stored at the lowest address). Setup and hold times with respect to the SCLK must be observed (see the *Timing Requirements* table).

#### 6.5.1.4 SDO

The SDO signal provides the output data requested by a read command. This output is high impedance during write bus cycles and during the read bit and register address portion of read bus cycles.

As shown in Figure 6-27, each register access consists of 24 bits. The first bit is high for a read and low for a write.

The next 15 bits are the address of the register that is to be written to. During write operations, the last eight bits are the data written to the addressed register. During read operations, the last eight bits on SDI are ignored and, during this time, the SDO outputs the data from the addressed register. Figure 6-27 shows the serial protocol details.




Figure 6-27. Serial Interface Protocol: Single Read/Write



#### 6.5.1.5 Streaming Mode

The serial interface supports streaming reads and writes. In this mode, the initial 24 bits of the transaction specifics the access type, register address, and data value as normal. Additional clock cycles of write or read data are immediately transferred, as long as the SCS input is maintained in the asserted (logic low) state. The register address auto increments (default) or decrements for each subsequent 8-bit transfer of the streaming transaction. The ADDR\_ASC bit (register 000h, bits 5 and 2) controls whether the address value ascends (increments) or descends (decrements). Streaming mode can be disabled by setting the ADDR\_HOLD bit (see the user SPI configuration register). Figure 6-28 shows the streaming mode transaction details.




Figure 6-28. Serial Interface Protocol: Streaming Read/Write

See the SPI Register Map section for detailed information regarding the registers.

Note

The serial interface must not be accessed during ADC calibration. Accessing the serial interface during this time impairs the performance of the device until the device is calibrated correctly. Writing or reading the serial registers also reduces dynamic ADC performance for the duration of the register access time.



# 6.6 SPI Register Map

Table 6-67 lists the SPI\_Register\_Map registers. All register offset addresses not listed in Table 6-67 should be considered as reserved locations and the register contents should not be modified.

Table 6-67.	SPI REGISTER MAP Registers	

Address	Acronym	Register Name	Section
0x0	CONFIG A	Configuration A (default: 0x30)	Go
0x2	DEVICE_CONFIG	Device Configuration (default: 0x00)	Go
0x3	CHIP_TYPE	Chip Type (Default: 0x03)	Go
0x4	CHIP_ID	Chip Identification	Go
0xC	VENDOR_ID	Vendor Identification (Default = 0x0451)	Go
0x10	USR0	User SPI Configuration (Default: 0x00)	Go
0x29	CLK_CTRL0	Clock Control 0 (default: 0x00)	Go
0x2A	CLK_CTRL1	Clock Control 1 (default: 0x00)	Go
0x02B	CLK_CNTL2	Clock Control 2 (default: 0x11)	Go
0x2C	SYSREF_POS	SYSREF Capture Position (Read-Only, Default: undefined)	Go
0x30	FS_RANGE_A	FS_RANGE_A (default: 0xA000)	Go
0x32	FS_RANGE_B	FS_RANGE_B (default: 0xA000)	Go
0x38	BG_BYPASS	Band-Gap Bypass (default: 0x00)	Go
0x3B	TMSTP_CTRL	TMSTP Control (default: 0x00)	Go
0x48	SER_PE	Serializer Pre-Emphasis Control (default: 0x00)	Go
0x4F	PLL_CTRL3	PLL Control 3 (Default: 0x13)	Go
0x60	INPUT_MUX	Input Mux Control (default: 0x01)	Go
0x61	CAL_EN	Calibration Enable (Default: 0x01)	Go
0x62	CAL_CFG0	Calibration Configuration 0 (Default: 0x01)	Go
0x64	CAL_CFG2	Calibration Configuration 0 (Default: 0x02)	Go
0x68	CAL_AVG	Calibration Averaging (default: 0x61)	Go
0x6A	CAL_STATUS	Calibration Status (default: undefined) (read-only)	Go
0x6B	CAL_PIN_CFG	Calibration Pin Configuration (default: 0x00)	Go
0x6C	CAL_SOFT_TRIG	Calibration Software Trigger (default: 0x01)	Go
0x6E	CAL_LP	Low-Power Background Calibration (default: 0x88)	Go
0x70	CAL_DATA_EN	Calibration Data Enable (default: 0x00)	Go
0x71	CAL_DATA	Calibration Data (default: undefined)	Go
0x7A	GAIN_TRIM_A	Gain DAC Trim A (default from Fuse ROM)	Go
0x7B	GAIN_TRIM_B	Gain DAC Trim B (default from Fuse ROM)	Go
0x7C	BG_TRIM	Band-Gap Trim (default from Fuse ROM)	Go
0x7E	RTRIM_A	Resistor Trim for VinA (default from Fuse ROM)	Go
0x7F	RTRIM_B	Resistor Trim for VinB (default from Fuse ROM)	Go
0x9D	ADC_DITH	ADC Dither Control (default from Fuse ROM)	Go
0x102	B0_TIME_0	Time Adjustment for Bank 0 (0° clock) (default from Fuse ROM)	Go
0x103	B0_TIME_90	Time Adjustment for Bank 0 (-90° clock) (default from Fuse ROM)	Go
0x112	B1_TIME_0	Time Adjustment for Bank 1 (0° clock) (default from Fuse ROM)	Go
0x113	B1_TIME_90	Time Adjustment for Bank 1 (-90° clock) (default from Fuse ROM)	Go
0x142	B4_TIME_0	Time Adjustment for Bank 4 (0° clock) (default from Fuse ROM)	Go
0x152	B5_TIME_0	Time Adjustment for Bank 5 (0° clock) (default from Fuse ROM)	Go
0x160	LSB_CTRL	LSB Control Bit Output (default: 0x00)	Go
0x200	JESD_EN	JESD204C Subsystem Enable (default: 0x01)	Go



## Table 6-67. SPI REGISTER MAP Registers (continued)

Acronym	Register Name	Section
JMODE	JESD204C Mode (default: 0x02)	Go
KM1	JESD204C K Parameter (default: 0x1F)	Go
JSYNC_N	JESD204C Manual Sync Request (default: 0x01)	Go
JCTRL	JESD204C Control (default: 0x03)	Go
JTEST	JESD204C Test Control (default: 0x00)	Go
DID	JESD204C DID Parameter (default: 0x00)	Go
FCHAR	JESD204C Frame Character (default: 0x00)	Go
JESD_STATUS	JESD204C / System Status Register	Go
PD_CH	JESD204C Channel Power Down (default: 0x00)	Go
JEXTRA_A	JESD204C Extra Lane Enable (Link A) (default: 0x00)	Go
JEXTRA_B	JESD204C Extra Lane Enable (Link B) (default: 0x00)	Go
SHMODE	JESD204C Sync Word Mode (default: 0x00)	Go
DDC_CFG	DDC Configuration (default: 0x00)	Go
OVR_T0	Over-range Threshold 0 (default: 0xF2)	Go
OVR_T1	Over-range Threshold 1 (default: 0xAB)	Go
OVR_CFG	Over-range Enable / Hold Off (default: 0x07)	Go
CMODE	DDC NCO Configuration Preset Mode (default: 0x00)	Go
CSEL	DDC NCO Configuration Preset Select (default: 0x00)	Go
		Go
IAD	DEVCLK TIMING Adjust (default: 0x00)	Go
	JMODE KM1 JSYNC_N JCTRL JTEST DID FCHAR JESD_STATUS PD_CH JEXTRA_A JEXTRA_B SHMODE DDC_CFG OVR_T0 OVR_T1 OVR_CFG	JMODE         JESD204C Mode (default: 0x02)           KM1         JESD204C K Parameter (default: 0x1F)           JSYNC_N         JESD204C Control (default: 0x03)           JCTRL         JESD204C Control (default: 0x00)           DID         JESD204C Control (default: 0x00)           FCHAR         JESD204C Character (default: 0x00)           FCHAR         JESD204C Channel Power Down (default: 0x00)           JESD_STATUS         JESD204C Channel Power Down (default: 0x00)           JEXTRA_A         JESD204C Extra Lane Enable (Link A) (default: 0x00)           JEXTRA_B         JESD204C Extra Lane Enable (Link B) (default: 0x00)           SHMODE         JESD204C Extra Lane Enable (Link B) (default: 0x00)           OVR_T0         Over-range Threshold 0 (default: 0x00)           OVR_T1         Over-range Threshold 1 (default: 0x07)           CMODE         DDC Configuration Preset Mode (default: 0x00)           CSEL         DDC NCO Configuration Preset Mode (default: 0x00)           CSEL         DDC NCO Configuration Preset Mode (default: 0x00)           CSEL         DDC NCO Configuration Preset Mode (default: 0x000)           NCO_FROW         NCO Prequency (Channel A, Preset 1) (default: 0x000)           NCO_SYNC         NCO Synchronization (default: 0x02)           FREQA0         NCO Frequency (Channel A, Preset 1) (default: 0x0000)



# Table 6-67. SPI REGISTER MAP Registers (continued)

Address	Acronym	Register Name	Section
0x2C0	ALARM	Alarm Interrupt (read-only)	Go
0x2C1	ALM_STATUS	Alarm Status (default: 0x3F, write to clear)	Go
0x2C2	ALM_MASK	Alarm Mask Register (default: 0x3F)	Go
0x2C4	 FIFO_LANE_ALM	FIFO Overflow/Underflow Alarm (default: 0xFFFF)	Go
0x310	TADJ A	Timing Adjust for A-ADC operating in Dual Channel Mode (default from Fuse ROM)	Go
0x313	TADJ B	Timing Adjust for B-ADC operating in Dual Channel Mode (default from Fuse ROM)	Go
0x314	TADJ_A_FG90_VINA	Timing Adjust for A-ADC operating in Single Channel Mode and sampling INA (default from Fuse ROM)	Go
0x315	TADJ_B_FG0_VINA	Timing Adjust for B-ADC operating in Single Channel Mode and sampling INA (default from Fuse ROM)	Go
0x31A	TADJ_A_FG90_VINB	Timing Adjust for A-ADC operating in Single Channel Mode and sampling INB (default from Fuse ROM)	Go
0x31B	TADJ_B_FG0_VINB	Timing Adjust for B-ADC operating in Single Channel Mode and sampling INB (default from Fuse ROM)	Go
0x344	OADJ_A_FG0_VINA	Offset Adjustment for A-ADC operating in Dual Channel Mode sampling INA (default from Fuse ROM)	Go
0x346	OADJ_A_FG0_VINB	Offset Adjustment for A-ADC operating in Dual Channel Mode sampling INB (default from Fuse ROM)	Go
0x348	OADJ_A_FG90_VINA	Offset Adjustment for A-ADC operating in Single Channel Mode sampling INA (default from Fuse ROM)	Go
0x34A	OADJ_A_FG90_VINB	Offset Adjustment for A-ADC operating in Single Channel Mode sampling INB (default from Fuse ROM)	Go
0x34C	OADJ_B_FG0_VINA	Offset Adjustment for B-ADC sampling INA (default from Fuse ROM)	Go
0x34E	OADJ_B_FG0_VINB	Offset Adjustment for B-ADC sampling INB (default from Fuse ROM)	Go
0x350	GAIN_A0_FGDUAL	Fine Gain Adjust for ADC A Bank 0 in Dual Channel Mode (default from Fuse ROM)	Go
0x351	GAIN_A1_FGDUAL	Fine Gain Adjust for ADC A Bank 1 in Dual Channel Mode (default from Fuse ROM)	Go
0x352	GAIN_B0_FGDUAL	Fine Gain Adjust for ADC B Bank 0 in Dual Channel Mode (default from Fuse ROM)	Go
0x353	GAIN_B1_FGDUAL	Fine Gain Adjust for ADC B Bank 1 in Dual Channel Mode (default from Fuse ROM)	Go
0x354	GAIN_A0_FGDES	Fine Gain Adjust for ADC A Bank 0 in Single Channel Mode (default from Fuse ROM)	Go
0x355	GAIN_A1_FGDES	Fine Gain Adjust for ADC A Bank 1 in Single Channel Mode (default from Fuse ROM)	Go
0x356	GAIN_B0_FGDES	Fine Gain Adjust for ADC B Bank 0 in Single Channel Mode (default from Fuse ROM)	Go
0x357	GAIN_B1_FGDES	Fine Gain Adjust for ADC B Bank 1 in Single Channel Mode (default from Fuse ROM)	Go
0x400	PFIR_CFG	Programmable FIR Mode (default: 0x00)	Go
0x418	PFIR_A0	PFIR Coefficient A0	Go
0x41A	PFIR_A1	PFIR Coefficient A1	Go
0x41C	PFIR_A2	PFIR Coefficient A2	Go
0x41E	PFIR_A3	PFIR Coefficient A3	Go
0x420	PFIR_A4	PFIR Coefficient A4	Go
0x423	PFIR_A5	PFIR Coefficient A5	Go
0x425	PFIR_A6	PFIR Coefficient A6	Go
0x427	PFIR_A7	PFIR Coefficient A7	Go
0x429	PFIR_A8	PFIR Coefficient A8	Go
0x448	PFIR_B0	PFIR Coefficient B0	Go
0x44A	PFIR_B1	PFIR Coefficient B1	Go
0x44C	PFIR_B2	PFIR Coefficient B2	Go



Table 6-67. SPI REGISTER MAP Registers (continued)

Address	Acronym	Register Name	Section						
0x44E	PFIR_B3	PFIR Coefficient B3	Go						
0x450	PFIR_B4	PFIR Coefficient B4	Go						
0x453	PFIR_B5	PFIR Coefficient B5	Go						
0x455	PFIR_B6	PFIR Coefficient B6	Go						
0x457	PFIR_B7	PFIR Coefficient B7	Go						
0x459	PFIR_B8	PFIR Coefficient B8	Go						

Complex bit access types are encoded to fit into small table cells. Table 6-68 shows the codes that are used for access types in this section.

Access Type	Code	Description
Read Type		
R	R	Read
Write Type		
W	W	Write
Reset or Default	Value	
-n		Value after reset or the default value
Register Array V	ariables	
i,j,k,l,m,n		When these variables are used in a register name, an offset, or an address, they refer to the value of a register array where the register is part of a group of repeating registers. The register groups form a hierarchical structure and the array is represented with a formula.
У		When this variable is used in a register name, an offset, or an address it refers to the value of a register array.

## Table 6-68. SPI\_Register\_Map Access Type Codes

## 6.6.1 CONFIG\_A Register (Address = 0x0) [reset = 0x30]

CONFIG\_A is shown in Figure 6-29 and described in Table 6-69.

Return to the Summary Table.

Configuration A (default: 0x30)

## Figure 6-29. CONFIG\_A Register

7	6	5	4	3	2	1	0
SOFT_RESET	RESERVED	ASCEND	SDO_ACTIVE	RESERVED			
R/W-0x0	R/W-0x0	R/W-0x1	R-0x1	R/W-0x0			



Bit	Field	Туре	Reset	Description			
7	SOFT_RESET	R/W	0x0	Setting this bit causes a full reset of the chip and all SPI registers (including CONFIG_A). This bit is self-clearing. After writing this bit, the part may take up to 750ns to reset. During this time, do not perform any SPI transactions.			
6	RESERVED	R/W	0x0				
5	ASCEND	R/W	0x1	<ul><li>0 : Address is decremented during streaming reads/writes</li><li>1 : Address is incremented during streaming reads/writes (default)</li></ul>			
4	SDO_ACTIVE	R	0x1	Always returns 1. Always use SDO for SPI reads. No SDIO mode supported.			
3:0	RESERVED	R/W	0x0				

# 6.6.2 DEVICE\_CONFIG Register (Address = 0x2) [reset = 0x00]

DEVICE\_CONFIG is shown in Figure 6-30 and described in Table 6-70.

Return to the Summary Table.

Device Configuration (default: 0x00)

#### Figure 6-30. DEVICE\_CONFIG Register

7	6	5	4	3	2	1	0	
RESERVED							MODE	
R/W-0x0						R/W	′-0x0	

#### Table 6-70. DEVICE\_CONFIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1:0	MODE	R/W	0x0	0 : Normal operation (default)
				1 : Reserved
				2 : Reserved
				3 : Power down (lowest power, slower resume)

# 6.6.3 CHIP\_TYPE Register (Address = 0x3) [reset = 0x03]

CHIP\_TYPE is shown in Figure 6-31 and described in Table 6-71.

Return to the Summary Table.

Chip Type (Default: 0x03)

#### Figure 6-31. CHIP\_TYPE Register

7	6	5	4	3	2	1	0
	RESE	RVED		CHIP_TYPE			
	R/W	′-0x0	·		R-0	)x3	

Bit Field Type R		Reset	Description	
7:4	RESERVED	R/W	0x0	
3:0	CHIP_TYPE	R	0x3	Always returns 0x3, indicating that the part is a high speed ADC.



## 6.6.4 CHIP\_ID Register (Address = 0x4) [reset = 0x0]

CHIP\_ID is shown in Figure 6-32 and described in Table 6-72.

Return to the Summary Table.

**Chip Identification** 

# Figure 6-32. CHIP\_ID Register

			•						
15	14	13	12	11	10	9	8		
CHIP_ID									
R-0x0									
7	6	5	4	3	2	1	0		
CHIP_ID									
			R-0	x0					

#### Table 6-72. CHIP\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	CHIP_ID	R	0x0	Returns 0x0021 indicating the device is in the ADC12DJ5200RF
				family.

# 6.6.5 VENDOR\_ID Register (Address = 0xC) [reset = 0x0]

VENDOR\_ID is shown in Figure 6-33 and described in Table 6-73.

Return to the Summary Table.

Vendor Identification (Default = 0x0451)

#### Figure 6-33. VENDOR\_ID Register

		J .									
15	14	13	12	11	10	9	8				
	VENDOR_ID										
	R-0x0										
7	6	5	4	3	2	1	0				
	VENDOR_ID										
			R-0	)x0							

#### Table 6-73. VENDOR\_ID Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	VENDOR_ID	R	0x0	Always returns 0x0451 (Vendor ID for Texas Instruments)

#### 6.6.6 USR0 Register (Address = 0x10) [reset = 0x00]

USR0 is shown in Figure 6-34 and described in Table 6-74.

Return to the Summary Table.

User SPI Configuration (Default: 0x00)

#### Figure 6-34. USR0 Register

7	6	5	4	3	2	1	0
			RESERVED				ADDR_HOLD
			R/W-0x0				R/W-0x0



Table 6-74. USR0 Register Field Descriptions

Bit	Field	Туре	Reset	Description					
7:1	RESERVED	R/W	0x0						
0	ADDR_HOLD	R/W	0x0	<ul> <li>0 : Use ASCEND register to select address ascend/descend mode (default)</li> <li>1 : Address stays constant throughout streaming operation; useful for reading and writing calibration vector information at the CAL_DATA register</li> </ul>					

# 6.6.7 CLK\_CTRL0 Register (Address = 0x29) [reset = 0x00]

CLK\_CTRL0 is shown in Figure 6-35 and described in Table 6-75.

Return to the Summary Table.

Clock Control 0 (default: 0x00)

## Figure 6-35. CLK\_CTRL0 Register

7	6	5	4	3	2	1	0
RESERVED	SYSREF_PRO C_EN	SYSREF_REC V_EN	SYSREF_ZOO M		SYSRE	F_SEL	
R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0		R/W	′-0x0	

#### Table 6-75. CLK\_CTRL0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0x0	
6	SYSREF_PROC_EN	R/W	0x0	This bit enables the SYSREF processor, which allows the device to process SYSREF events (default: disabled). SYSREF_RECV_EN must be set before setting SYSREF_PROC_EN.
5	SYSREF_RECV_EN	R/W	0x0	Set this bit to enable the SYSREF receiver circuit (default: disabled)
4	SYSREF_ZOOM	R/W	0x0	Set this bit to zoom in the SYSREF windowing status and delays (impacts SYSERF_POS and SYSREF_SEL). When set, the delays used in the SYSREF windowing feature (reported in the SYSREF_POS register) become smaller. Use SYSREF_ZOOM for high clock rates, specifically when multiple SYSREF valid windows are encountered in the SYSREF_POS register; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section.
3:0	SYSREF_SEL	R/W	0x0	Set this field to select which SYSREF delay to use. Set this field based on the results returned by SYSREF_POS; see the SYSREF Position Detector and Sampling Position Selection (SYSREF Windowing) section. These bits must be set to 0 to use SYSREF calibration; see the Automatic SYSREF Calibration section.

# 6.6.8 CLK\_CTRL1 Register (Address = 0x2A) [reset = 0x00]

CLK\_CTRL1 is shown in Figure 6-36 and described in Table 6-76.

Return to the Summary Table.

Clock Control 1 (default: 0x00)

Figure 6-36. CLK\_CTRL1 Register





Figure 6-36. CLK_CTRI	L1 Register (o	continued)		
RESERVED	SYSREF_TIME _STAMP_EN	DEVCLK_LVPE CL_EN	SYSREF_LVPE CL_EN	SYSREF_INVE RTED
R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0

### Table 6-76. CLK\_CTRL1 Register Field Descriptions

Bit	Field	Туре	Reset	Description					
7:4	RESERVED	R/W	0x0						
3	SYSREF_TIME_STAMP_ EN	R/W	0x0	The SYSREF signal can be observed on the LSB of the JESD204C output samples when SYSREF_TIMESTAMP_EN and TIME_STAMP_EN are both set. Only supported in DDC bypass modes (i.e. D=1). This bit allows SYSREF± to be used as the timestamp input.					
2	DEVCLK_LVPECL_EN	R/W	0x0	Activate DC-coupled, low-voltage PECL mode for CLK±; see the Pin Functions table.					
1	SYSREF_LVPECL_EN	R/W	0x0	Activate DC-coupled, low-voltage PECL mode for SYSREF±; see the Pin Functions table.					
0	SYSREF_INVERTED	R/W	0x0	This bit inverts the SYSREF signal used for alignment.					

# 6.6.9 CLK\_CTRL2 Register (Address = 0x02B) [reset = 0x11]

CLK\_CTRL2 is shown in and described in Figure 6-37 and described in Table 6-77.

Return to the Summary Table.

Clock Control 2 (default: 0x11)

#### Figure 6-37. CLK\_CTRL2 Register

		J	-	_ ·J			
7	6	5	4	3	2	1	0
	RESERVED		C_CLK_FEEDB ACK_GAIN	Reserved	EN_VA11_NOIS E_SUPPR	CLKSAM	P_DEL
	R/W-0x0		R/W-0x1	R/W-0x0	R/W-0x0	R/W-0	0x1

## Table 6-77. CLK\_CTRL2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4	C_CLK_FEEDBACK_GAI N	R/W	0x1	Adjustable feedback gain for CMLtoCMOS converter (high gain:1)
3	Reserved	R/W	0x0	Reserved
2	EN_VA11_NOISE_SUPPR	R/W	0x0	When set, noise on VA11 is suppressed. It is recommended to have this set, as it reduces noise coupling from the digital circuits to analog clock, at the expense of a small increase in power.
1:0	CLKSAMP_DEL	R/W	0x1	Adjustable delay for the sampling clock (one hot encoded)

## 6.6.10 SYSREF\_POS Register (Address = 0x2C) [reset = 0x0]

SYSREF\_POS is shown in Figure 6-38 and described in Table 6-78.

Return to the Summary Table.

SYSREF Capture Position (Read-Only, Default: undefined)



		Figu	re 6-38. SYSR	EF_POS Reg	ister		
23	22	21	20	19	18	17	16
			SYSRE	F_POS			
			R/W	-0x0			
15	14	13	12	11	10	9	8
			SYSRE	F_POS			
			R/W	-0x0			
7	6	5	4	3	2	1	0
			SYSRE	F_POS			
			R/W	-0x0			

## Table 6-78. SYSREF\_POS Register Field Descriptions

Bit	Field	Туре	Reset	Description
23:0	SYSREF_POS	R/W	0x0	Returns a 24-bit status value that indicates the position of
				the SYSREF edge with respect to CLK±. Use this to program SYSREF_SEL.
				STOREF_SEL.

# 6.6.11 FS\_RANGE\_A Register (Address = 0x30) [reset = 0xA000]

FS\_RANGE\_A is shown in Figure 6-39 and described in Table 6-79.

Return to the Summary Table.

FS\_RANGE\_A (default: 0xA000)

#### Figure 6-39. FS\_RANGE\_A Register

15	14	13	12	11	10	9	8		
	FS_RANGE_A								
	R/W-0xA000								
7	7 6 5 4 3 2 1 0								
			FS_RAI	NGE_A					
	R/W-0xA000								
1									

# Table 6-79. FS\_RANGE\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description		
15:0	FS_RANGE_A	R/W	0xA000	These bits enable adjustment of the analog full-scale range for INA.		
				0x0000: Settings below 0x2000 result in degraded performance		
				0x2000: -5 dBm Recommended minimum setting		
				0xA000: -1 dBm (default)		
				0xFFFF: 1 dBm - Maximum setting		

## 6.6.12 FS\_RANGE\_B Register (Address = 0x32) [reset = 0xA000]

FS\_RANGE\_B is shown in Figure 6-40 and described in Table 6-80.

Return to the Summary Table.

FS\_RANGE\_B (default: 0xA000)

#### Figure 6-40. FS RANGE B Register

15	14	13	12	11	10	9	8			
FS_RANGE_B										



Figure 6-40. FS_RANGE_B Register (continued) R/W-0xA000									
7 6 5 4 3 2 1 0									
	FS_RANGE_B								
	 R/W-0xA000								

#### Table 6-80. FS\_RANGE\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description		
15:0	FS_RANGE_B	R/W	0xA000	These bits enable adjustment of the analog full-scale range for INB.		
				0x0000: Settings below 0x2000 result in degraded performance		
				0x2000: -5 dBm - Recommended minimum setting		
				0xA000: -1 dBm (default)		
				0xFFFF: 1 dBm - Maximum setting		

# 6.6.13 BG\_BYPASS Register (Address = 0x38) [reset = 0x00]

BG\_BYPASS is shown in Figure 6-41 and described in Table 6-81.

Return to the Summary Table.

Band-Gap Bypass (default: 0x00)

#### Figure 6-41. BG\_BYPASS Register

7	6	5	4	3	2	1	0		
RESERVED									
	R/W-0x0								

# Table 6-81. BG\_BYPASS Register Field Descriptions

Bit Field Type Reset				Description
7:1	RESERVED	R/W	0x0	
0	BG_BYPASS	R/W	0x0	When set, VA11 is used as the voltage reference instead of the
				band-gap voltage.

# 6.6.14 TMSTP\_CTRL Register (Address = 0x3B) [reset = 0x00]

TMSTP\_CTRL is shown in Figure 6-42 and described in Table 6-82.

Return to the Summary Table.

TMSTP Control (default: 0x00)

## Figure 6-42. TMSTP\_CTRL Register

7	6	5	4	3	2	1	0
	RESERVED						
		R/W-0x0	R/W-0x0				

#### Table 6-82. TMSTP\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1	TMSTP_LVPECL_EN	R/W	0x0	When set, activates the low voltage PECL mode for the differential TMSTP± input.



#### Table 6-82. TMSTP\_CTRL Register Field Descriptions (continued)

Bit	Bit Field Type Reset		Reset	Description		
0	TMSTP_RECV_EN	R/W	0x0	Enables the differential TMSTP± input.		

## 6.6.15 SER\_PE Register (Address = 0x48) [reset = 0x00]

SER\_PE is shown in Figure 6-43 and described in Table 6-83.

#### Return to the Summary Table.

Serializer Pre-Emphasis Control (default: 0x00)

#### Figure 6-43. SER\_PE Register

7	6	5	4	3	2	1	0
	RESE	RVED		SER_PE_BOO ST	SER_PE		
	R/W	/-0x0		R/W-0x0		R/W-0x0	

#### Table 6-83. SER\_PE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	
3	SER_PE_BOOST	R/W	0x0	Additional pre-emphesis boost that increases the pre-emphesis slightly and extends it in time.
2:0	SER_PE	R/W	0x0	Sets the pre-emphasis for the SerDes output lanes. Pre-emphasis can be used to compensate for the high-frequency loss of the PCB trace. This is a global setting that affects all 16 lanes (DA[7:0]±, DB[7:0]±).

# 6.6.16 PLL\_CTRL3 Register (Address = 0x4F) [reset = 0x13]

PLL\_CTRL3 is shown in Figure 6-44 and described in Table 6-84.

## Return to the Summary Table.

Chip Identification

#### Figure 6-44. PLL\_CTRL3 Register

7	6	5	4	3	2	1	0
Reserved				PROP_CP_CUR			
R/W-0x1				R/W-0x3			

#### Table 6-84. PLL\_CTRL3 Register Field Descriptions

_					
	Bit	Field	Туре	Reset	Description
	7:3	Reserved	R/W	0x1	Reserved



## Table 6-84. PLL\_CTRL3 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
2:0	PROP_CP_CUR	R/W	0x3	Charge pump current is adjusted for PLL loop bandwidth. This impacts stability, input tracking and VCO noise. 0 : Current reduced 70% 1 : Current reduced 50% 2 : Current reduced 25% 3 : Nominal current (no adjustment) (default) 4 : Current increased 25% 5 : Current increased 50% 6 : Current increased 50% 6 : Current increased 75% 7 : Current increased 100% Set <b>PROP_CP_CUR</b> to 0x7 to improve Serdes stability during overrange events.

# 6.6.17 INPUT\_MUX Register (Address = 0x60) [reset = 0x01]

INPUT\_MUX is shown in Figure 6-45 and described in Table 6-85.

Return to the Summary Table.

Input Mux Control (default: 0x01)

## Figure 6-45. INPUT\_MUX Register

7	6	5	4	3	2	1	0
	RESERVED		DUAL_INPUT	RESER	RVED	SINGLE_	INPUT
	R/W-0x0		R/W-0x0	R/W-	0x0	R/W-0	0x1

## Table 6-85. INPUT\_MUX Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4	DUAL_INPUT	R/W	0x0	Select inputs for dual channel modes. If JMODE is selecting a single channel mode, this register has no effect. 0: A channel samples INA, B channel samples INB (no swap) (default) 1: A channel samples INB, B channel samples INA (swap)
3:2	RESERVED	R/W	0x0	
1:0	SINGLE_INPUT	R/W	0x1	Defines which input is sampled in single channel mode. If JMODE is not selecting a single channel mode, this register has no effect. 0: RESERVED 1: INA is used (default) 2: INB is used 3: ADC channel A samples INA and ADC channel B samples INB (DUAL DES mode). A calibration needs to be performance after switching the input mux for the changes to take effect.

# 6.6.18 CAL\_EN Register (Address = 0x61) [reset = 0x01]

CAL\_EN is shown in Figure 6-46 and described in Table 6-86.

Return to the Summary Table.

Calibration Enable (Default: 0x01)



2	<u> </u>									
3	2	1	0							
RESERVED										
R/W-0x0										
	<u> </u>									

## Table 6-86. CAL EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	CAL_EN	R/W	0x1	Calibration Enable. Set high to run calibration. Set low to hold calibration in reset to program new calibration settings. Clearing CAL_EN also resets the clock dividers that clock the digital block and JESD204C interface. Some calibration registers require clearing CAL_EN before making any changes. All registers with this requirement contain a note in their descriptions. After changing the registers, set CAL_EN to re-run calibration with the new settings. Always set CAL_EN before setting JESD_EN. Always clear JESD_EN before clearing CAL_EN.

# 6.6.19 CAL\_CFG0 Register (Address = 0x62) [reset = 0x01]

CAL\_CFG0 is shown in Figure 6-47 and described in Table 6-87.

Return to the Summary Table.

Calibration Configuration 0 (Default: 0x01)

## Figure 6-47. CAL CFG0 Register

				_ 0			
7	6	5	4	3	2	1	0
	RESE	RVED		CAL_BGOS	CAL_OS	CAL_BG	CAL_FG
	R/W	-0x0		R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x1

## Table 6-87. CAL\_CFG0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	
3	CAL_BGOS	R/W	0x0	<ul><li>0 : Disable background offset calibration (default)</li><li>1 : Enable background offset calibration (requires CAL_BG to be set).</li></ul>
2	CAL_OS	R/W	0x0	<ul><li>0 : Disable foreground offset calibration (default)</li><li>1 : Enable foreground offset calibration (requires CAL_FG to be set).</li></ul>
1	CAL_BG	R/W	0x0	0 : Disable background calibration (default) 1 : Enable background calibration
0	CAL_FG	R/W	0x1	<ul><li>0 : Reset calibration values, skip foreground calibration.</li><li>1 : Reset calibration values, then run foreground calibration (default).</li></ul>

## 6.6.20 CAL\_CFG2 Register (Address = 0x64) [reset = 0x02]

CAL\_CFG2 is shown in Figure 6-48and described in Table 6-88.

Return to the Summary Table.

Calibration Configuration 2 (Default: 0x02)



	Figure 6-48. CAL_CFG2 Register											
7	6	5	4	3	2	1	0					
	RESERVED ADC_OFF											
		R/W-	-0x00			R/W	-0x10					

#### Table 6-88. CAL\_CFG2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x00	Reserved
1:0	ADC_OFF	R/W	0x1	If background calibration is disabled, this selects which ADC will be disabled and never calibrated. Only change ADC_OFF while JESD_EN is 0. 0 : ADC0 (ADC1 will stand in for ADC0) 1 : ADC1 2 : ADC2 (ADC1 will stand in for ADC2) 3 : Reserved

## 6.6.21 CAL\_AVG Register (Address = 0x68) [reset = 0x61]

CAL\_AVG is shown in Figure 6-49 and described in Table 6-89.

#### Return to the Summary Table.

Calibration Averaging (default: 0x61)

#### Figure 6-49. CAL\_AVG Register

7	6	5	4	3	2	1	0
RESERVED		OS_AVG		RESERVED		CAL_AVG	
R/W-0x0	-	R/W-0x6		R/W-0x0		R/W-0x1	

#### Table 6-89. CAL\_AVG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0x0	
6:4	OS_AVG	R/W	0x6	Select the amount of averaging used for the offset correction routine. A larger number corresponds to more averaging.
3	RESERVED	R/W	0x0	
2:0	CAL_AVG	R/W	0x1	Select the amount of averaging used for the linearity calibration routine. A larger number corresponds to more averaging.

## 6.6.22 CAL\_STATUS Register (Address = 0x6A) [reset = 0x0]

CAL\_STATUS is shown in Figure 6-50 and described in Table 6-90.

Return to the Summary Table.

Calibration Status (default: undefined) (read-only)

Figure 6-50. CAL\_STATUS Register

7	6	5	4	3	2	1	0
	RESERVED			CAL_STAT		CAL_STOPPE D	FG_DONE
	R-0x0			R-0x0		R-0x0	R-0x0



## Table 6-90. CAL\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R	0x0	
4:2	CAL_STAT	R	0x0	Calibration status code
1	CAL_STOPPED	R	0x0	This bit returns a 1 when background calibration is successfully stopped at the requested phase. This bit returns a 0 when calibration starts operating again. If background calibration is disabled, this bit is set when foreground calibration is completed or skipped.
0	FG_DONE	E R 0x0 This bit is high to indicate that for (or was skipped).		This bit is high to indicate that foreground calibration has completed (or was skipped).

# 6.6.23 CAL\_PIN\_CFG Register (Address = 0x6B) [reset = 0x00]

CAL\_PIN\_CFG is shown in Figure 6-51 and described in Table 6-91.

Return to the Summary Table.

Calibration Pin Configuration (default: 0x00)

## Figure 6-51. CAL\_PIN\_CFG Register

7	6	5	4	3	2	1	0
	RESERVED	CAL_STA	TUS_SEL	CAL_TRIG_EN			
		R/W-0x0			R/W-	0x0	R/W-0x0

## Table 6-91. CAL\_PIN\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:3	RESERVED	R/W	0x0	
2:1	CAL_STATUS_SEL	R/W	0x0	<ul><li>0 : CALSTAT output matches FG_DONE.</li><li>1 : CALSTAT output matches CAL_STOPPED.</li><li>2 : CALSTAT output matches ALARM.</li><li>3 : CALSTAT output is always low.</li></ul>
0	CAL_TRIG_EN	R/W	0x0	<ul> <li>This bit selects the hardware or software trigger source.</li> <li>0: Use the CAL_SOFT_TRIG register for the calibration trigger. The CALTRIG input is disabled (ignored).</li> <li>1: Use the CALTRIG input for the calibration trigger. The CAL_SOFT_TRIG register is ignored.</li> </ul>

## 6.6.24 CAL\_SOFT\_TRIG Register (Address = 0x6C) [reset = 0x01]

CAL\_SOFT\_TRIG is shown in Figure 6-52 and described in Table 6-92.

Return to the Summary Table.

Calibration Software Trigger (default: 0x01)

## Figure 6-52. CAL\_SOFT\_TRIG Register

7	6	5	4	3	2	1	0		
RESERVED									
R/W-0x0									



# Table 6-92. CAL\_SOFT\_TRIG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	CAL_SOFT_TRIG	R/W	0x1	CAL_SOFT_TRIG is a software bit to provide the functionality of the CALTRIG input pin when there are no hardware resources to drive CALTRIG. Program CAL_TRIG_EN=0 to use CAL_SOFT_TRIG for the calibration trigger. Note: If no calibration trigger is needed, leave CAL_TRIG_EN=0 and CAL_SOFT_TRIG=1 (trigger set high).

# 6.6.25 CAL\_LP Register (Address = 0x6E) [reset = 0x88]

CAL\_LP is shown in Figure 6-53 and described in Table 6-93.

Return to the Summary Table.

Low-Power Background Calibration (default: 0x88)

Figure	6-53.	CAL_LP	Register
inguio	0.00.	<u> </u>	109.000

-				<u>J</u>				
	7	6	5	4	3	2	1	0
	LP_SLEEP_DLY			LP_WAł	KE_DLY	RESERVED	LP_TRIG	LP_EN
	R/W-0x4		R/W	R/W-0x1 R/W-0x0			R/W-0x0	

# Table 6-93. CAL\_LP Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	LP_SLEEP_DLY	R/W	0x4	These bits adjust how long an ADC sleeps before waking for calibration (only applies when LP_EN = 1 and LP_TRIG = 0). Values below 4 are not recommended because of limited overall power reduction benefits. 0: Sleep delay = $(23 + 1) \times 256 \times tCLK$ 1: Sleep delay = $(215 + 1) \times 256 \times tCLK$ 2: Sleep delay = $(218 + 1) \times 256 \times tCLK$ 3: Sleep delay = $(221 + 1) \times 256 \times tCLK$ 4: Sleep delay = $(224 + 1) \times 256 \times tCLK$ 4: Sleep delay = $(224 + 1) \times 256 \times tCLK$ 5: Sleep delay = $(227 + 1) \times 256 \times tCLK$ 6: Sleep delay = $(230 + 1) \times 256 \times tCLK$ 7: Sleep delay = $(233 + 1) \times 256 \times tCLK$
4:3	LP_WAKE_DLY	R/W	0x1	These bits adjust how much time is provided for settling before calibrating an ADC after the ADC wakes up (only applies when LP_EN = 1). Values lower than 1 are not recommended because there is insufficient time for the core to stabilize before calibration begins. 0: Wake delay = (23 + 1) × 256 × tCLK 1: Wake delay = (218 + 1) × 256 × tCLK (default, approximately 21 ms with a 3.2-GHz clock) 2: Wake delay = (221 + 1) × 256 × tCLK 3: Wake delay = (224 + 1) × 256 × tCLK
2	RESERVED	R/W	0x0	
1	LP_TRIG	R/W	0x0	<ul> <li>0 : ADC sleep duration is set by LP_SLEEP_DLY (autonomous mode).</li> <li>1 : ADCs sleep until awoken by a trigger. An ADC is awoken when the calibration trigger is low.</li> </ul>



## Table 6-93. CAL\_LP Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	LP_EN	R/W		0 : Disable low-power background calibration (default) 1 : Enable low-power background calibration (only applies when CAL_BG=1).

# 6.6.26 CAL\_DATA\_EN Register (Address = 0x70) [reset = 0x00]

CAL\_DATA\_EN is shown in Figure 6-54 and described in Table 6-94.

## Return to the Summary Table.

Calibration Data Enable (default: 0x00)

#### Figure 6-54. CAL\_DATA\_EN Register

7	6	5	4	3	2	1	0
	RESERVED						
	R/W-0x0						

#### Table 6-94. CAL\_DATA\_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description		
7:1	RESERVED	R/W	0x0			
0	CAL_DATA_EN	R/W		Set this bit to enable the CAL_DATA register to enable reading and writing of calibration data; see the CAL_DATA register for more information.		

# 6.6.27 CAL\_DATA Register (Address = 0x71) [reset = 0x0]

CAL\_DATA is shown in Figure 6-55 and described in Table 6-95.

Return to the Summary Table.

Calibration Data (default: undefined)

	Figure 6-55. CAL_DATA Register									
7	7 6 5 4 3 2 1 0									
			CAL_	DATA						
	R/W-0x0									

## Table 6-95. CAL\_DATA Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	CAL_DATA	R/W	0x0	After setting CAL_DATA_EN, repeated reads of this register return all calibration values for the ADCs. Repeated writes of this register input all calibration values for the ADCs. To read the calibration data, read the register 673 times. To write the vector, write the register 673 times with previously stored calibration data. To speed up the read or write operation, set ADDR_HOLD = 1 and use streaming read or write process. IMPORTANT: Accessing the CAL_DATA register when CAL_STOPPED = 0 corrupts the calibration. Also, stopping the process before reading or writing 673 times leaves the calibration data in an invalid state.



## 6.6.28 GAIN\_TRIM\_A Register (Address = 0x7A) [reset = 0x0]

GAIN\_TRIM\_A is shown in Figure 6-56 and described in Table 6-96.

Return to the Summary Table.

Gain DAC Trim A (default from Fuse ROM)

#### Figure 6-56. GAIN\_TRIM\_A Register

7	6	5	4	3	2	1	0
	GAIN_TRIM_A						
			R/W-	-0x0			

#### Table 6-96. GAIN\_TRIM\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	GAIN_TRIM_A	R/W	0x0	This register enables gain trim of INA. After reset, the factory
				trimmed value can be read and adjusted as required. Use
				FS_RANGE_A to adjust the analog full-scale voltage (Vfs) of INA.

## 6.6.29 GAIN\_TRIM\_B Register (Address = 0x7B) [reset = 0x0]

GAIN\_TRIM\_B is shown in Figure 6-57 and described in Table 6-97.

Return to the Summary Table.

Gain DAC Trim B (default from Fuse ROM)

#### Figure 6-57. GAIN\_TRIM\_B Register

7	6	5	4	3	2	1	0
	GAIN_TRIM_B						
			R/W	′-0x0			

## Table 6-97. GAIN\_TRIM\_B Register Field Descriptions

_			• • • • • •		
	Bit	Field	Туре	Reset	Description
	7:0	GAIN_TRIM_B	R/W	0x0	This register enables gain trim of INB. After reset, the factory
					trimmed value can be read and adjusted as required. Use
					FS_RANGE_B to adjust the analog full-scale voltage (Vfs) of INB.

## 6.6.30 BG\_TRIM Register (Address = 0x7C) [reset = 0x0]

BG\_TRIM is shown in Figure 6-58 and described in Table 6-98.

Return to the Summary Table.

Band-Gap Trim (default from Fuse ROM)

#### Figure 6-58. BG\_TRIM Register

	7	6	5	4	3	2	1	0	
RESERVED					BG_TRIM				
	R/W-0x0					R/W	-0x0		

#### Table 6-98. BG\_TRIM Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	



#### Table 6-98. BG\_TRIM Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
3:0	BG_TRIM	R/W		This register enables trimming of the internal band-gap reference. After reset, the factory trimmed value can be read and adjusted as required.

# 6.6.31 RTRIM\_A Register (Address = 0x7E) [reset = 0x0]

RTRIM\_A is shown in Figure 6-59 and described in Table 6-99.

## Return to the Summary Table.

Resistor Trim for VinA (default from Fuse ROM)

#### Figure 6-59. RTRIM\_A Register

7	6	5	4	3	2	1	0
	RTRIM_A						
			R/W	/-0x0			

#### Table 6-99. RTRIM\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	RTRIM_A	R/W	0x0	This register controls the INA ADC input termination trim. After reset,
				the factory trimmed value can be read and adjusted as required.

## 6.6.32 RTRIM\_B Register (Address = 0x7F) [reset = 0x0]

RTRIM\_B is shown in Figure 6-60 and described in Table 6-100.

Return to the Summary Table.

Resistor Trim for VinB (default from Fuse ROM)

#### Figure 6-60. RTRIM\_B Register

5	4	3	2	1	0	
RTRIM_B						
	R/W	/-0x0				
	5		5         4         3           RTRIM_B         R/W-0x0         R/W-0x0	_		

#### Table 6-100. RTRIM\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	RTRIM_B	R/W	0x0	This register controls the INB ADC input termination trim. After reset, the factory trimmed value can be read and adjusted as required.

## 6.6.33 ADC\_DITH Register (Address = 0x9D) [reset = 0x01]

ADC\_DITH is shown in Figure 6-61 and described in Table 6-101.

Return to the Summary Table.

ADC Dither Control (default from Fuse ROM)

#### Figure 6-61. ADC\_DITH Register

7	6	5	4	3	2	1	0
RESERVED					ADC_DITH_ER R	ADC_DITH_AM P	ADC_DITH_EN
	R/W-0x0					R/W-0x0	R/W-0x1

## Figure 6-61. ADC\_DITH Register (continued)

## Table 6-101. ADC\_DITH Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:3	RESERVED	R/W	0x0	
2	ADC_DITH_ERR	R/W	0x0	<ul> <li>Small rounding errors may occur when subtracting the dither signal.</li> <li>The error can be chosen to either slightly degrade SNR or to slightly increase the DC offset and FS/2 spur. In addition, the FS/4 spur will also be increased slightly while in single channel mode.</li> <li>0 : Rounding error degrades SNR</li> <li>1 : Rounding error degrades DC offset, FS/2 spur and FS/4 spur</li> </ul>
1	ADC_DITH_AMP	R/W	0x0	0 : Small dither for better SNR (default) 1 : Large dither for better spurious performance
0	ADC_DITH_EN	R/W	0x1	Set this bit to enable ADC dither. Dither can improve spurious performance at the expense of slightly degraded SNR. The dither amplitude (ADC_DITH_AMP) can be used to further tradeoff SNR and spurious performance.

## 6.6.34 B0\_TIME\_0 Register (Address = 0x102) [reset = 0x0]

B0\_TIME\_0 is shown in Figure 6-62 and described in Table 6-102.

Return to the Summary Table.

Time Adjustment for Bank 0 (0° clock) (default from Fuse ROM)

## Figure 6-62. B0\_TIME\_0 Register

		0		V					
7	6	5	4	3	2	1	0		
B0_TIME_0									
	R/W-0x0								

Table 6-102. B0_TIME_0 Register Field Descriptions
--

Bit	Field	Туре	Reset	Description
7:0	B0_TIME_0	R/W		Time adjustment for bank 0 applied when ADC A is configured for 0° clock phase (dual channel mode). After reset, the factory trimmed value can be read and adjusted as required.

## 6.6.35 B0\_TIME\_90 Register (Address = 0x103) [reset = 0x0]

B0\_TIME\_90 is shown in Figure 6-63 and described in Table 6-103.

Return to the Summary Table.

Time Adjustment for Bank 0 (-90° clock) (default from Fuse ROM)

#### Figure 6-63. B0\_TIME\_90 Register

7	6	5	4	3	2	1	0	
B0_TIME_90								
 R/W-0x0								



#### Table 6-103. B0\_TIME\_90 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	B0_TIME_90	R/W		Time adjustment for bank 0 applied when ADC A is configured for -90° clock phase(single channel mode). After reset, the factory trimmed value can be read and adjusted as required.

## 6.6.36 B1\_TIME\_0 Register (Address = 0x112) [reset = 0x0]

B1\_TIME\_0 is shown in Figure 6-64 and described in Table 6-104.

## Return to the Summary Table.

Time Adjustment for Bank 1 (0° clock) (default from Fuse ROM)

#### Figure 6-64. B1\_TIME\_0 Register

7	6	5	4	3	2	1	0
B1_TIME_0							
R/W-0x0							

#### Table 6-104. B1\_TIME\_0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	B1_TIME_0	R/W		Time adjustment for bank 1 applied when ADC A is configured for 0° clock phase (dual channel mode). After reset, the factory trimmed value can be read and adjusted as required.

## 6.6.37 B1\_TIME\_90 Register (Address = 0x113) [reset = 0x0]

B1\_TIME\_90 is shown in Figure 6-65 and described in Table 6-105.

Return to the Summary Table.

Time Adjustment for Bank 1 (-90° clock) (default from Fuse ROM)

# Figure 6-65. B1\_TIME\_90 Register

7	6	5	4	3	2	1	0	
B1_TIME_90								
			R/W	'-0x0				

#### Table 6-105. B1\_TIME\_90 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	B1_TIME_90	R/W	0x0	Time adjustment for bank 1 applied when ADC A is configured for -90° clock phase(single channel mode). After reset, the factory trimmed value can be read and adjusted as required.

## 6.6.38 B4\_TIME\_0 Register (Address = 0x142) [reset = 0x0]

B4\_TIME\_0 is shown in Figure 6-66 and described in Table 6-106.

Return to the Summary Table.

Time Adjustment for Bank 4 (0° clock) (default from Fuse ROM)

Figure 6-66. B4\_TIME\_0 Register

7	6	5	4	3	2	1	0
			B4_T	IME_0			

118 Submit Document Feedback

Product Folder Links: *ADC12DJ5200SE* 

## Figure 6-66. B4\_TIME\_0 Register (continued)

R/W-0x0

	Table 6-106. B4_TIME_0 Register Field Descriptions							
Bit	Field	Туре	Reset	Description				
7:0	B4_TIME_0	R/W	0x0	Time adjustment for bank 4 applied when ADC B is configured for 0° clock phase (dual channel mode and single channel mode). After reset, the factory trimmed value can be read and adjusted as required.				

## 6.6.39 B5\_TIME\_0 Register (Address = 0x152) [reset = 0x0]

B5\_TIME\_0 is shown in Figure 6-67 and described in Table 6-107.

Return to the Summary Table.

Time Adjustment for Bank 5 (0° clock) (default from Fuse ROM)

---

	Figure 6-67. B5	_TIME_0 Regi	ster	
5	4	3	2	

1	6	5	4	3	2	1	0
			B5_TI	ME_0			
			R/W-	0x0			

#### Table 6-107. B5\_TIME\_0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	B5_TIME_0	R/W		Time adjustment for bank 5 applied when ADC B is configured for 0° clock phase (dual channel mode and single channel mode). After reset, the factory trimmed value can be read and adjusted as required.

## 6.6.40 LSB\_CTRL Register (Address = 0x160) [reset = 0x00]

LSB\_CTRL is shown in Figure 6-68 and described in Table 6-108.

Return to the Summary Table.

LSB Control Bit Output (default: 0x00)

	Figure 6-68. LSE	B_CTRL Reg	ister	
5	Λ	2	2	

7	6	5	4	3	2	1	0
			RESERVED				TIME_STAMP_
							EN
			R/W-0x0				R/W-0x0

#### Table 6-108. LSB\_CTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	



## Table 6-108. LSB\_CTRL Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	TIME_STAMP_EN	R/W	0x0	When set, the timestamp signal is transmitted on the LSB of the
				output samples. The latency of the timestamp signal (through the
				entire chip) matches the latency of the analog ADC inputs. Also set
				SYNC_RECV_EN when using TIME_STAMP_EN.
				Note 1: In 8-bit modes, the control bit is placed on the LSB of the
				8-bit samples (leaving 7-bits of sample data). If the part is configured
				for 12-bit data, the control bit is placed on the LSB of the 12-bit bit
				data (leaving 11-bits of sample data).
				Note 2: The control bit that is enabled by this register is never
				advertised in the ILA (CS is 0 in the ILA).

# 6.6.41 JESD\_EN Register (Address = 0x200) [reset = 0x01]

JESD\_EN is shown in Figure 6-69 and described in Table 6-109.

## Return to the Summary Table.

JESD204C Subsystem Enable (default: 0x01)

## Figure 6-69. JESD\_EN Register

7	6	5	4	3	2	1	0
		RESERVED					JESD_EN
	R/W-0x0 R/W-0x						R/W-0x1

## Table 6-109. JESD\_EN Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	JESD_EN	R/W	0x1	0 : Disable JESD204C interface
				1 : Enable JESD204C interface
				Note: Before altering other JESD204C registers, you must clear
				JESD_EN. When JESD_EN is 0, the block is held in reset and
				the serializers are powered down. The clocks are gated off to save
				power. The LMFC/LEMC counter is also held in reset, so SYSREF
				will not align the LMFC/LEMC.
				Note 2: Always set CAL_EN before setting JESD_EN.
				Note 3: Always clear JESD_EN before clearing CAL_EN.

# 6.6.42 JMODE Register (Address = 0x201) [reset = 0x02]

JMODE is shown in Figure 6-70 and described in Table 6-110.

Return to the Summary Table.

JESD204C Mode (default: 0x02)

#### Figure 6-70. JMODE Register

	7	6	5	4	3	2	1	0
ľ								

	Table 6-110. JMODE Register Field Descriptions					
Bit Field Type Reset Description						



## 6.6.43 KM1 Register (Address = 0x202) [reset = 0x1F]

KM1 is shown in Figure 6-71 and described in Table 6-111.

Return to the Summary Table.

JESD204C K Parameter (default: 0x1F)

Figure 6-71. KM1 Register									
0	0	1	2	3	4	5	6	7	
KM1									
R/W-0x1F									
-									

## Table 6-111. KM1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	KM1	R/W	0x1F	K is the number of frames per multiframe and this register must be
				programmed as K-1. Depending on the JMODE setting, there are
				constraints on the legal values of K (see KR).
				The default values is KM1=31, which corresponds to K=32.
				Note: For modes using the 64b/66b link layer, the KM1 register is
				ignored and the value of K is determined from JMODE. The effective
				value of K is 256*E/F.
				Note: This register should only be changed when JESD_EN is 0.

## 6.6.44 JSYNC\_N Register (Address = 0x203) [reset = 0x01]

JSYNC\_N is shown in Figure 6-72 and described in Table 6-112.

Return to the Summary Table.

JESD204C Manual Sync Request (default: 0x01)

#### Figure 6-72. JSYNC\_N Register

7	6	5	4	3	2	1	0		
RESERVED									
	R/W-0x0								

## Table 6-112. JSYNC\_N Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	JSYNC_N	R/W	0x1	Set this bit to 0 to request JESD204C synchronization (equivalent to the SYNC~ signal being asserted). For normal operation, leave this bit set to 1. Note: The JSYNC_N register can always generate a synchronization request, regardless of the SYNC_SEL register. However, if the selected sync pin is stuck low, you cannot de-assert the synchronization request unless you program SYNC_SEL=2.

## 6.6.45 JCTRL Register (Address = 0x204) [reset = 0x03]

JCTRL is shown in Figure 6-73 and described in Table 6-113.

Return to the Summary Table.

JESD204C Control (default: 0x03)

#### ADC12DJ5200SE SLVSGH5C – MARCH 2023 – REVISED APRIL 2025



	Figure 6-73. JCTRL Register									
7	6	5	4	3	2	1	0			
	RESERVED		ALT_LANES	SYNC	_SEL	SFORMAT	SCR			
	R/W-0x0			R/W-0x0		R/W-0x1	R/W-0x1			

# Table 6-113. JCTRL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4	ALT_LANES	R/W	0x0	<ul> <li>0 : Normal lane mapping (default). Link A uses lanes DA0 to DA3 and link B uses lanes DB0 to DB3. Other lanes are powered down.</li> <li>1 : Alternate lane mapping (use upper lanes). Link A uses lanes DA4 to DA7 and link B uses lanes DB4 to DB7. Lanes DA0 to DA3 and DB0 to DB3 are powered down.</li> <li>Note: This option is only supported when JMODE selects a mode that uses 8 or less lanes. The behavior is undefined for modes that do not meet this requirement.</li> </ul>
3:2	SYNC_SEL	R/W	0x0	<ul> <li>0 : Use the SYNCSE input for SYNC~ function (default)</li> <li>1 : Use the TMSTP input for SYNC~ function. TMSTP_RECV_EN must also be set.</li> <li>2 : Do not use any sync input pin (use software SYNC~ through JSYNC_N)</li> </ul>
1	SFORMAT	R/W	0x1	Output sample format for JESD204C samples 0 : Offset binary 1 : Signed 2's complement (default)
0	SCR	R/W	0x1	<ul> <li>0 : 8B/10B Scrambler disabled (applies only to 8B/10B modes)</li> <li>1 : 8b/10b Scrambler enabled (default)</li> <li>Note 1: 64B/66B modes always use scrambling. This register does not apply to 64B/66B modes.</li> <li>Note 2: This register should only be changed when JESD_EN is 0.</li> </ul>

# 6.6.46 JTEST Register (Address = 0x205) [reset = 0x00]

JTEST is shown in Figure 6-74 and described in Table 6-114.

Return to the Summary Table.

JESD204C Test Control (default: 0x00)

#### Figure 6-74. JTEST Register

7	6	5	4	3	2	1	0
	RESERVED				JTEST		
	R/W-0x0		•		R/W-0x0		

#### Table 6-114. JTEST Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	



Bit	Field		Reset	Description
Bit 4:0		Type R/W		Description         0 : Test mode disabled. Normal operation (default)         1 : PRBS7 test mode         2 : PRBS15 test mode         3 : PRBS23 test mode         4 : Ramp test mode         5 : Transport Layer test mode         6 : D21.5 test mode         7 : K28.5 test mode*         8 : Repeated ILA test mode*         9 : Modified RPAT test mode*         10: Serial outputs held low         11: Serial outputs held high         12: RESERVED         13: PRBS9 test mode         14: PRBS31 test mode         15: Clock test pattern (0x00FF)         16: K28.7 test mode*         17-31: RESERVED
				15: Clock test pattern (0x00FF) 16: K28.7 test mode*

## Table 6-114. JTEST Register Field Descriptions (continued)

## 6.6.47 DID Register (Address = 0x206) [reset = 0x00]

DID is shown in Figure 6-75 and described in Table 6-115.

Return to the Summary Table.

JESD204C DID Parameter (default: 0x00)

#### Figure 6-75. DID Register

			•	U U				
7	6	5	4	3	2	1	0	
DID								
	R/W-0x0							

## Table 6-115. DID Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	DID	R/W		Specifies the DID (Device ID) value that is transmitted during the second multiframe of the JESD204B ILA. Link A will transmit DID, and link B will transmit DID+1. Bit 0 is ignored and always returns 0 (if you program an odd number, it will be decremented to an even number). Note: This register should only be changed when JESD_EN is 0.

## 6.6.48 FCHAR Register (Address = 0x207) [reset = 0x00]

FCHAR is shown in Figure 6-76 and described in Table 6-116.

Return to the Summary Table.

JESD204C Frame Character (default: 0x00)



Figure 6-76. FCHAR Register										
7	6	5	4	3	2	1	0			
	RESERVED FCHAR									
	R/W-0x0 R/W-0x0									

## Table 6-116. FCHAR Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
7:2	FCHAR	R/W R/W	0x0 0x0	Specify which comma character is used to denote end-of-frame. This character is transmitted opportunistically. This only applies to modes that utilize 8B/10B encoding. 0 : Use K28.7 (default) (JESD204C compliant) 1 : Use K28.1 (not JESD204C compliant) 2 : Use K28.5 (not JESD204C compliant) 3 : Reserved When using a JESD204C receiver, always use FCHAR=0. When using a general purpose 8B/10B receiver, the K28.7 character may cause issues. When K28.7 is combined with certain data characters, a false, misaligned comma character can result, and
				some receivers will re-align to the false comma. To avoid this, program FCHAR to 1 or 2.
				Note: This register should only be changed when JESD_EN is 0.

## 6.6.49 JESD\_STATUS Register (Address = 0x208) [reset = 0x0]

JESD\_STATUS is shown in Figure 6-77 and described in Table 6-117.

Return to the Summary Table.

JESD204C / System Status Register

#### Figure 6-77. JESD\_STATUS Register

		U			<u> </u>		
7	6	5	4	3	2	1	0
RESERVED	LINK_UP	SYNC_STATUS	REALIGNED	ALIGNED	PLL_LOCKED	RESEF	RVED
R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-0x0	R/W-	0x0

#### Table 6-117. JESD\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0x0	
6	LINK_UP	R/W	0x0	When set, indicates that the JESD204C link is up.
5	SYNC_STATUS	R/W	0x0	Returns the state of the JESD204C SYNC~ signal. 0 : SYNC~ asserted 1 : SYNC~ de-asserted
4	REALIGNED	R/W	0x0	When high, indicates that the digital block clock, frame clock, or multiframe (LMFC) clock phase was realigned by SYSREF. Writing a 1 to this bit will clear it.
3	ALIGNED	R/W	0x0	When high, indicates that the multiframe (LMFC) clock phase has been established by SYSREF. The first SYSREF event after enabling the JESD204B encoder will set this bit. Writing a 1 to this bit will clear it.
2	PLL_LOCKED	R/W	0x0	When high, indicates that the serializer PLL is locked.



#### Table 6-117. JESD\_STATUS Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
1:0	RESERVED	R/W	0x0	

## 6.6.50 PD\_CH Register (Address = 0x209) [reset = 0x00]

PD\_CH is shown in Figure 6-78 and described in Table 6-118.

Return to the Summary Table.

### JESD204C Channel Power Down (default: 0x00)

#### Figure 6-78. PD\_CH Register

7	6	5	4	3	2	1	0
		RESE	PD_BCH	PD_ACH			
		R/W	′-0x0			R/W-0x0	R/W-0x0

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1	PD_BCH	R/W	0x0	<ul> <li>When set, the "B" ADC channel is powered down. The digital channels that are bound to the "B" ADC channel are also powered down (see DIG_BIND).</li> <li>Important notes:</li> <li>1. You must set JESD_EN=0 before changing PD_CH.</li> <li>2. To power down both ADC channels, use the MODE register.</li> <li>3. If both channels are powered down, then the entire JESD204C subsystem is powered down, including serializer PLL and LMFC.</li> <li>4. If the selected JESD204C mode transmits A and B data on link A, and the B digital channel is disabled, link A remains operational, but the B-channel samples are undefined. For proper operation in foreground calibration mode, ADC_OFF in the CAL_CFG register should be programmed to 0x1.</li> </ul>
0	PD_ACH	R/W	0x0	<ul> <li>When set, the "A" ADC channel is powered down. The digital channels that are bound to the "A" ADC channel are also powered down (see DIG_BIND).</li> <li>Important notes:</li> <li>1. You must set JESD_EN=0 before changing PD_CH.</li> <li>2. To power down both ADC channels, use the MODE register.</li> <li>3. If both channels are powered down, then the entire JESD204C subsystem is powered down, including serializer PLL and LMFC.</li> <li>4. If the selected JESD204C mode transmits A and B data on link A, and the B digital channel is disabled, link A remains operational, but the B-channel samples are undefined. For proper operation in foreground calibration mode, ADC_OFF in the CAL_CFG register should be programmed to 0x1.</li> </ul>

#### Table 6-118. PD\_CH Register Field Descriptions

## 6.6.51 JEXTRA\_A Register (Address = 0x20A) [reset = 0x00]

JEXTRA\_A is shown in Figure 6-79 and described in Table 6-119.

Return to the Summary Table.

JESD204C Extra Lane Enable (Link A) (default: 0x00)

ADC12DJ5200SE	
SLVSGH5C - MARCH 2023 - REVISED APRIL 202	25



	Figure 6-79. JEXTRA_A Register										
7	6 5 4 3 2 1 0										
			EXTRA_LANE_A				EXTRA_SER_A				
			R/W-0x0				R/W-0x0				

-----

\_\_\_

- ---

## Table 6-119. JEXTRA\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	EXTRA_LANE_A	R/W	0x0	Program these register bits to enable extra lanes (even if the selected JMODE does not require the lanes to be enabled). EXTRA_LANE_A(n) enables An (n=1 to 7). This register enables the link layer clocks for the affected lanes. To also enable the extra serializes set EXTRA_SER_A=1.
0	EXTRA_SER_A	R/W	0x0	<ul> <li>0 : Only the link layer clocks for extra lanes are enabled.</li> <li>1 : Serializers for extra lanes are enabled (as well as link layer clocks). Use this mode to transmit data from the extra lanes. Important Notes:</li> <li>1. This register should only be changed when JESD_EN is 0.</li> <li>2. The bit-rate and mode of the extra lanes are set by JMODE and JTEST (see exception below).</li> <li>3. If a lane is enabled by this register (and was not enabled by JMODE), and JTEST is 0 or 5, the extra lanes will use an octet ramp (same as JTEST=4).</li> <li>4. This register does not override the PD_CH register, so the link is enabled to use this feature.</li> <li>5. To enable serializer 'n', the lower number lanes 0 to n-1 must also be enabled, otherwise, serializer 'n' will not receive a clock.</li> </ul>

## 6.6.52 JEXTRA\_B Register (Address = 0x20B) [reset = 0x00]

JEXTRA\_B is shown in Figure 6-80 and described in Table 6-120.

## Return to the Summary Table.

JESD204C Extra Lane Enable (Link B) (default: 0x00)

## Figure 6-80. JEXTRA\_B Register

7	6	5	4	3	2	1	0
			EXTRA_LANE_B			EXTRA_SER_B	
			R/W-0x0				

## Table 6-120. JEXTRA\_B Register Field Descriptions

Bit	Field	Туре	Reset	Description				
7:1	EXTRA_LANE_B	R/W	0x0	Program these register bits to enable extra lanes (even if the				
				selected JMODE does not require the lanes to be enabled).				
				EXTRA_LANE_B(n) enables Bn (n=1 to 7). This register enables				
				the link layer clocks for the affected lanes. To also enable the extra				
				serializes set EXTRA_SER_B=1.				



## Table 6-120. JEXTRA\_B Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	EXTRA_SER_B	R/W	0x0	0 : Only the link layer clocks for extra lanes are enabled.
				1 : Serializers for extra lanes are enabled (as well as link layer
				clocks). Use this mode to transmit data from the extra lanes.
				Important Notes:
				1. This register should only be changed when JESD_EN is 0.
				2. The bit-rate and mode of the extra lanes are set by JMODE and
				JTEST (see exception below).
				3. If a lane is enabled by this register (and was not enabled by
				JMODE), and JTEST is 0 or 5, the extra lanes will use an octet ramp
				(same as JTEST=4).
				4. This register does not override the PD_CH register, so the link is
				enabled to use this feature.
				5. To enable serializer 'n', the lower number lanes 0 to n-1 must also
				be enabled, otherwise, serializer 'n' will not receive a clock.

# 6.6.53 SHMODE Register (Address = 0x20F) [reset = 0x00]

SHMODE is shown in Figure 6-81 and described in Table 6-121.

#### Return to the Summary Table.

JESD204C Sync Word Mode (default: 0x00)

#### Figure 6-81. SHMODE Register

7	6	5	4	3	2	1	0
	RESERVED					SHM	IODE
	R/W-0x0					R/W	′-0x0

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1:0	SHMODE	R/W	0x0	Select the mode for the 64b/66b sync word (32 bits of data per multi-block). This only applies when JMODE is selecting a 64b/66b mode.         0 : Transmit CRC-12 signal (default setting)         1 : RESERVED         2 : Transmit FEC signal         3 : RESERVED         Note: This device does not support any JESD204C command features. All command fields will be set to zero (idle headers).         Note: This register should only be changed when JESD_EN is 0.

#### Table 6-121. SHMODE Register Field Descriptions

# 6.6.54 DDC\_CFG Register (Address = 0x210) [reset = 0x00]

DDC\_CFG is shown in Figure 6-82 and described in Table 6-122.

Return to the Summary Table.

DDC Configuration (default: 0x00)

## Figure 6-82. DDC\_CFG Register

7	6	5	4	3	2	1	0				
			RESERVED				BOOST				



## Figure 6-82. DDC\_CFG Register (continued)

R/W-0x0

R/W-0x0

Table 6-122. DDC_CFG Register Field Descripti	ons
---	-----

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R/W	0x0	
0	BOOST	R/W		DDC gain control. 0 : DDC filter has 0dB gain (default). 1 : DDC filter has 6.02dB gain. Only use this setting when you are certain the negative image of your input signal is filtered out by the DDC, otherwise clipping may occur.

# 6.6.55 OVR\_T0 Register (Address = 0x211) [reset = 0xF2]

OVR\_T0 is shown in Figure 6-83 and described in Table 6-123.

Return to the Summary Table.

Over-range Threshold 0 (default: 0xF2)

## Figure 6-83. OVR\_T0 Register

7	6	5	4	3	2	1	0	
OVR_T0								
			R/W	-0xF2				

#### Table 6-123. OVR\_T0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	OVR_T0	R/W	0xF2	This parameter defines the absolute sample level that causes control
				bit 0 to be set. Control bit 0 is attached to the DDC I output samples.
				The detection level in dBFS (peak) is 20log10(OVR_T0/256)
				(Default: 0xF2 = 242-> -0.5dBFS)

## 6.6.56 OVR\_T1 Register (Address = 0x212) [reset = 0xAB]

OVR\_T1 is shown in Figure 6-84 and described in Table 6-124.

Return to the Summary Table.

Over-range Threshold 1 (default: 0xAB)

## Figure 6-84. OVR\_T1 Register

7	6	5	4	3	2	1	0		
	OVR_T1								
R/W-0xAB									

#### Table 6-124. OVR\_T1 Register Field Descriptions

Bit	Field	Туре	Reset	Description	
7:0	OVR_T1	R/W	0xAB	This parameter defines the absolute sample level that causes	
				control bit 1 to be set. Control bit 1 is attached to the	
				DDC Q output samples. The detection level in dBFS (peak) is	
				20log10(OVR_T1/256) (Default: 0xAB = 171 -> -3.5dBFS)	



# 6.6.57 OVR\_CFG Register (Address = 0x213) [reset = 0x07]

OVR\_CFG is shown in Figure 6-85 and described in Table 6-125.

Return to the Summary Table.

Over-range Enable / Hold Off (default: 0x07)

	Figure 6-85. OVR_CFG Register											
7	6	5	4	3	2	1	0					
	RESE	RVED		OVR_EN		OVR_N						
R/W-0x0 R/W-0x7 R/W-0x7												

#### Table 6-125. OVR\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	
3	OVR_EN	R/W	0x0	Enables over-range status output pins when set high. The ORA0, ORA1, ORB0 and ORB1 outputs are held low when OVR_EN is set low. This register only affects the over-range output pins (ORxx). JESD204C modes that transmit over-range bits are not affected by this register.
2:0	OVR_N	R/W	0x7	Program this register to adjust the pulse extension for the ORA0/1 and ORB0/1 outputs. The minimum pulse duration of the over-range outputs is $8 * 2^{OVR_N}$ DEVCLK cycles. Incrementing this field doubles the monitoring period.

## 6.6.58 CMODE Register (Address = 0x214) [reset = 0x00]

CMODE is shown in Figure 6-86 and described in Table 6-126.

Return to the Summary Table.

DDC NCO Configuration Preset Mode (default: 0x00)

### Figure 6-86. CMODE Register

7	6	5	4	3	2	1	0
	RESERVED					CM	ODE
		R/W	/-0x0			R/W	/-0x0

#### Table 6-126. CMODE Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	



## Table 6-126. CMODE Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
1:0	CMODE	R/W	0x0	Description         This register sets the selection mode for the NCO frequency used in the DDC block. The NCO frequency and phase for DDC A are set by the FREQAx and PHASEAx registers and the NCO frequency and phase for DDC B are set by the FREQBx and PHASEBx registers, where x is the configuration preset (0 through 3). In single channel mode, the NCO selection method for DDC A in dual channel mode is used to set the NCO for the single channel DDC.         0: Use CSEL register to select the active NCO configuration preset for DDC A and DDC B         1: Use NCOA[1:0] pins to select the active NCO configuration preset for DDC A and use NCOB[1:0] pins to select the active NCO configuration preset for DDC B         2: Use NCOA[1:0] pins to select the active NCO configuration preset for bDC A and DDC B         3: RESERVED

## 6.6.59 CSEL Register (Address = 0x215) [reset = 0x00]

CSEL is shown in Figure 6-87 and described in Table 6-127.

Return to the Summary Table.

DDC NCO Configuration Preset Select (default: 0x00)

#### Figure 6-87. CSEL Register

			•				
7	6	5	4	3	2	1	0
	RESE	RVED		CSI	ELB	CSE	LA
	R/W	/-0x0		R/W	/-0x0	R/W-	0x0

	16		OOLL Key	
Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	
3:2	CSELB	R/W	0x0	When CMODE=0, this register is used to select the active NCO configuration preset for DDC B In single channel mode, this register is ignored and CSELA must be used instead.
1:0	CSELA	R/W	0x0	When CMODE=0, this register is used to select the active NCO configuration preset for DDC A Example: If CSELA=0, then FREQA0 and PHASEA0 are the active settings. If CSELA=1, then FREQA1 and PHASEA1 are the active settings. In single channel mode CSELA selects the NCO frequency for the DDC.

## Table 6-127. CSEL Register Field Descriptions

## 6.6.60 DIG\_BIND Register (Address = 0x216) [reset = 0x02]

DIG\_BIND is shown in Figure 6-88 and described in Table 6-128.

Return to the Summary Table.

Digital Channel Binding (default: 0x02)

# Figure 6-88. DIG\_BIND Register

		1 10	Jule 0-00. Die	_DIND Regis	lei		
7	6	5	4	3	2	1	0



### Figure 6-88. DIG\_BIND Register (continued)

RESERVED

R/W-0x0

DIG\_BIND[1] DIG\_BIND[0] R/W-0x1

R/W-0x0

# Table 6-128. DIG\_BIND Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1	DIG_BIND[1]	R/W	0x1	Digital channel B input select: 0: Digital channel B receives data from ADC channel A 1: Digital channel B receives data from ADC channel B (default)
0	DIG_BIND[0]	R/W	0x0	Digital channel A input select: 0: Digital channel A receives data from ADC channel A (default) 1: Digital channel A receives data from ADC channel B Note 1: When using single channel mode, you must always use the default setting for DIG_BIND or the device will not work. Note 2: You must set JESD_EN=0 and CAL_EN=0 before changing DIG_BIND. Note 3: The DIG_BIND setting is combined with PD_ACH/PD_BCH to determine if a digital channel is powered down. Each digital channel (and link) is powered down when the ADC channel it is bound to is powered down (by PD_ACH/PD_BCH).

# 6.6.61 NCO\_RDIV Register (Address = 0x217) [reset = 0x0000]

NCO\_RDIV is shown in Figure 6-89 and described in Table 6-129.

Return to the Summary Table.

NCO Reference Divisor (default: 0x0000)

#### Figure 6-89. NCO\_RDIV Register 8 15 14 13 12 11 10 9 NCO RDIV R/W-0x0 7 6 5 4 3 2 1 0 NCO\_RDIV R/W-0x0

# Table 6-129. NCO\_RDIV Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	NCO_RDIV	R/W	0x0	Sometimes the 32-bit NCO frequency word does not provide the desired frequency step size and can only approximate the desired frequency. This results in a frequency error. Use this register to eliminate the frequency error. The default value of 0 disables the reference divisor and the NCO operates as a traditional 32-bit NCO. Any combination of FS and FSTEP that results in a fractional value for NCO_RDIV is not supported. Values of NCO_RDIV larger than 8192 may degrade the NCO's SFDR performance and are not recommended. This register is used for all NCO configuration presets.

# 6.6.62 NCO\_SYNC Register (Address = 0x219) [reset = 0x02]

NCO\_SYNC is shown in Figure 6-90 and described in Table 6-130.

Return to the Summary Table.

NCO Synchronization (default: 0x02)

Figure 6-90. NCO_SYNC Register	er	Registe	(NC	S	NCO	6-90.	Figure	
--------------------------------	----	---------	-----	---	-----	-------	--------	--

7	6	5	4	3	2	1	0
		RESE	RVED			NCO_SYNC_IL A	NCO_SYNC_N EXT
		R/W-	-0x0			R/W-0x1	R/W-0x0

## Table 6-130. NCO\_SYNC Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1	NCO_SYNC_ILA	R/W	0x1	When this bit is set, the NCO phase is initialized on the LMFC/LEMC boundary immediately after the rising edge of the SYNC~ signal (default). This feature works in 8B/10B and 64B/66B modes. This feature can be used to precisely align the NCO phase in several ADCs. In 64B/66B modes SYNC~ is only used for this purpose and does not affect the link operation.
0	NCO_SYNC_NEXT	R/W	0x0	<ul> <li>After writing '0' and then '1' to this bit, the next SYSREF rising edge will initialize the NCO phase. Once the NCO phase has been initialized by SYSREF, the NCO will not re-initialize on future SYSREF edges unless '0' and '1' is written to this bit again. Use this to align the NCO in multiple parts (without the need to restart the JESD link).</li> <li>1. Make sure the part is powered up, JESD_EN is set, and the device clock is running.</li> <li>2. Make sure that SYSREF is disabled (not toggling).</li> <li>3. Program NCO_SYNC_ILA=0 on all parts.</li> <li>4. Write NCO_SYNC_NEXT=0 on all parts.</li> <li>5. Write NCO_SYNC_NEXT=1 on all parts. NCO sync is armed.</li> <li>6. Instruct the SYSREF source to generate 1 or more SYSREF pulses.</li> <li>7. All parts initialize their NCO using the first SYSREF rising edge.</li> </ul>

## 6.6.63 FREQA0 Register (Address = 0x220) [reset = 0xC0000000]

FREQA0 is shown in Figure 6-91 and described in Table 6-131.

Return to the Summary Table.

NCO Frequency (Channel A, Preset 0) (default: 0xC000000)

#### Figure 6-91. FREQA0 Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															FRE	QA0															
	R/W-0xC0000000																														



				gister Field Descriptions
Bit	Field	Туре	Reset	Description
31:0	Field FREQA0	R/W		The following description applies to FREQA0 thru FREQA3 and FREQB0 thru FREQB3. The NCO frequency (FNCO) is: FNCO = FREQA0 * 2 <sup>-32</sup> * FADC FADC is the sampling frequency of the ADC. FREQA0 is the integer value of this register. This register can be interpreted as signed or unsigned (both interpretations are valid).
				Use this equation to determine the value to program: FREQA0 = 2 <sup>32</sup> * FNCO /FS If the equation does not result in an integer value, you must choose an alternate frequency step (FSTEP) and program the NCO_RDIV register. Then use one of these equations to compute FREQA0: FREQA0 = round(2 <sup>32</sup> * FNCO/FS) FREQA0 = round(2 <sup>25</sup> * FNCO/FSTEP/NCO_RDIV) Changing this register after the NCO has been synchronized is running will result in non-deterministic NCO phase. If deterministic phase is required, the NCO should be re-synchronized after changing this register.

#### Table 6-131. FREQA0 Register Field Descriptions

## 6.6.64 PHASEA0 Register (Address = 0x224) [reset = 0x0000]

PHASEA0 is shown in Figure 6-92 and described in Table 6-132.

Return to the Summary Table.

NCO Phase (Channel A, Preset 0) (default: 0x0000)

	Figure 6-92. PHASEA0 Register														
15	14	13	12	11	10	9	8								
PHASEA0															
R/W-0x0															
7	6	5	4	3	2	1	0								
PHASEA0															
			R/W	-0x0											

#### Table 6-132. PHASEA0 Register Field Descriptions

_					•
	Bit	Field	Туре	Reset	Description
	15:0	PHASEA0	R/W	0x0	NCO phase for configuration preset 0. This value is left justified into a 32-bit field and then added to the phase accumulator. The phase (in radians) is PHASEA0 * $2^{-16}$ * $2\pi$ . This register can be interpreted as signed or unsigned.

## 6.6.65 FREQA1 Register (Address = 0x228) [reset = 0xC0000000]

FREQA1 is shown in Figure 6-93 and described in Table 6-133.

Return to the Summary Table.

NCO Frequency (Channel A, Preset 1) (default: 0xC000000)

#### Figure 6-93. FREQA1 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Copyright © 2025 Texas Instruments Incorporated

Product Folder Links: ADC1



#### Figure 6-93. FREQA1 Register (continued)

FREQA1

R/W-0xC0000000

|--|

Bit	Field	Туре	Reset	Description
31:0	FREQA1	R/W	0xC0000000	NCO frequency for channel A, NCO preset 1

## 6.6.66 PHASEA1 Register (Address = 0x22C) [reset = 0x0000]

PHASEA1 is shown in Figure 6-94 and described in Table 6-134.

Return to the Summary Table.

NCO Phase (Channel A, Preset 1) (default: 0x0000)

	Figure 6-94. PHASEA1 Register														
15	14	13	12	11	10	9	8								
	PHASEA1														
R/W-0x0															
7	6	5	4	3	2	1	0								
			PHAS	SEA1											
			R/W	-0x0											
L															

#### Table 6-134. PHASEA1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	PHASEA1	R/W	0x0	NCO phase for channel A, preset 1

#### 6.6.67 FREQA2 Register (Address = 0x230) [reset = 0xC0000000]

FREQA2 is shown in Figure 6-95 and described in Table 6-135.

Return to the Summary Table.

NCO Frequency (Channel A, Preset 2) (default: 0xC000000)

31 30 29 28	8 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FREQA2																												
R/W-0xC000000																												

#### Table 6-135. FREQA2 Register Field Descriptions

				g
Bit	Field	Туре	Reset	Description
31:0	FREQA2	R/W	0xC0000000	NCO frequency for channel A, NCO preset 2

#### 6.6.68 PHASEA2 Register (Address = 0x234) [reset = 0x0000]

PHASEA2 is shown in Figure 6-96 and described in Table 6-136.

Return to the Summary Table.

NCO Phase (Channel A, Preset 2) (default: 0x0000)



	Figure 6-96. PHASEA2 Register														
15	14	13	12	11	10	9	8								
PHASEA2															
R/W-0x0															
7	6	5	4	3	2	1	0								
			PHAS	SEA2											
			R/W	-0x0											

\_...

#### Table 6-136. PHASEA2 Register Field Descriptions

				- <u>-</u>
Bit	Field	Туре	Reset	Description
15:0	PHASEA2	R/W	0x0	NCO phase for channel A, preset 2

#### 6.6.69 FREQA3 Register (Address = 0x238) [reset = 0xC0000000]

FREQA3 is shown in Figure 6-97 and described in Table 6-137.

Return to the Summary Table.

NCO Frequency (Channel A, Preset 3) (default: 0xC000000)

#### Figure 6-97. FREQA3 Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FREQA3																														
	R/W-0xC000000																														

#### Table 6-137. FREQA3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31:0	FREQA3	R/W	0xC0000000	NCO frequency for channel A, NCO preset 3

## 6.6.70 PHASEA3 Register (Address = 0x23C) [reset = 0x0000]

PHASEA3 is shown in Figure 6-98 and described in Table 6-138.

Return to the Summary Table.

NCO Phase (Channel A, Preset 3) (default: 0x0000)

Figure 6-98. PHASEA3 Register															
15	14	13	12	11	10	9	8								
PHASEA3															
R/W-0x0															
7	7 6 5 4 3 2 1 0														
			PHAS	SEA3											
			R/W	-0x0											

#### Table 6-138. PHASEA3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	PHASEA3	R/W	0x0	NCO phase for channel A, preset 3

# 6.6.71 FREQB0 Register (Address = 0x240) [reset = 0xC0000000]

FREQB0 is shown in Figure 6-99 and described in Table 6-139.

Return to the Summary Table.

NCO Frequency (Channel B, Preset 0) (default: 0xC000000)

#### Figure 6-99. FREQB0 Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FREQB0																														
	R/W-0xC000000																														

#### Table 6-139. FREQB0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31:0	FREQB0	R/W	0xC0000000	NCO frequency for channel B, NCO preset 0.
				Note: If the ADC is in DES mode, the NCO frequency and phase
				settings for channel B are ignored. Use the NCO frequency and
				phase registers for channel A only.

## 6.6.72 PHASEB0 Register (Address = 0x244) [reset = 0x0000]

PHASEB0 is shown in Figure 6-100 and described in Table 6-140.

Return to the Summary Table.

NCO Phase (Channel B, Preset 0) (default: 0x0000)

#### Figure 6-100. PHASEB0 Register

		U		U									
15	14	13	12	11	10	9	8						
			PHAS	SEB0									
	R/W-0x0												
7	6	5	4	3	2	1	0						
			PHAS	SEB0									
			R/W	-0x0									

#### Table 6-140. PHASEB0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	PHASEB0	R/W	0x0	NCO phase for channel B, preset 0

#### 6.6.73 FREQB1 Register (Address = 0x248) [reset = 0xC0000000]

FREQB1 is shown in Figure 6-101 and described in Table 6-141.

Return to the Summary Table.

NCO Frequency (Channel B, Preset 1) (default: 0xC000000)

#### Figure 6-101. FREQB1 Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FREQB1																														
														R/W	-0xC	:000	0000	)													



#### Table 6-141, FREQB1 Register Field Descriptions

				g
Bit	Field	Туре	Reset	Description
31:0	FREQB1	R/W	0xC0000000	NCO frequency for channel B, NCO preset 1

## 6.6.74 PHASEB1 Register (Address = 0x24C) [reset = 0x0000]

PHASEB1 is shown in Figure 6-102 and described in Table 6-142.

#### Return to the Summary Table.

NCO Phase (Channel B, Preset 1) (default: 0x0000)

#### Figure 6-102. PHASEB1 Register

15	14	13	12	11	10	9	8
			PHAS	SEB1			
			R/W	-0x0			
7	6	5	4	3	2	1	0
			PHAS	SEB1			
			R/W	-0x0			

#### Table 6-142. PHASEB1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	PHASEB1	R/W	0x0	NCO phase for channel B, preset 1

## 6.6.75 FREQB2 Register (Address = 0x250) [reset = 0xC0000000]

FREQB2 is shown in Figure 6-103 and described in Table 6-143.

Return to the Summary Table.

NCO Frequency (Channel B, Preset 2) (default: 0xC000000)

	Figure 6-103. FREQB2 Register															
31	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															0
	FREQB2															
	R/W-0xC000000															

#### Table 6-143. FREQB2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
31:0	FREQB2	R/W	0xC0000000	NCO frequency for channel B, NCO preset 2

#### 6.6.76 PHASEB2 Register (Address = 0x254) [reset = 0x0000]

PHASEB2 is shown in Figure 6-104 and described in Table 6-144.

Return to the Summary Table.

NCO Phase (Channel B, Preset 2) (default: 0x0000)

#### Figure 6-104. PHASEB2 Register

15	14	13	12	11	10	9	8			
	PHASEB2									
	R/W-0x0									



---

	Figure 6-104. PHASEB2 Register (continued)								
7	6	5	4	3	2	1	0		
	PHASEB2								
	R/W-0x0								

- --- ----

#### Table 6-144. PHASEB2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:0	PHASEB2	R/W	0x0	NCO phase for channel B, preset 2

## 6.6.77 FREQB3 Register (Address = 0x258) [reset = 0xC0000000]

FREQB3 is shown in Figure 6-105 and described in Table 6-145.

Return to the Summary Table.

NCO Frequency (Channel B, Preset 3) (default: 0xC000000)

#### Figure 6-105. FREQB3 Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	FREQB3																														
	R/W-0xC0000000																														

#### Table 6-145. FREQB3 Register Field Descriptions

Bit	Field Type		Reset	Description
31:0	FREQB3	R/W	0xC0000000	NCO frequency for channel B, NCO preset 3

#### 6.6.78 PHASEB3 Register (Address = 0x25C) [reset = 0x0000]

PHASEB3 is shown in Figure 6-106 and described in Table 6-146.

## Return to the Summary Table.

NCO Phase (Channel B, Preset 3) (default: 0x0000)

Figure 6-106. PHASEB3 Register									
15	14	13	12	11	10	9	8		
PHASEB3									
R/W-0x0									
7	6	5	4	3	2	1	0		
	PHASEB3								
	R/W-0x0								

## Table 6-146. PHASEB3 Register Field Descriptions

Bit	Field	Туре	Reset	Description							
15:0	PHASEB3	R/W	0x0	NCO phase for channel B, preset 3							

#### 6.6.79 INIT\_STATUS Register (Address = 0x270) [reset = undefined]

INIT\_STATUS is shown in Figure 6-107 and described in Table 6-147.

Return to the Summary Table.

Chip Spin Identifier (default: See description, read-only)



#### Figure 6-107. INIT\_STATUS Register

7	6	5	4	3	2	1	0		
	RESERVED								
	R-undefined								

#### Table 6-147. INIT\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:1	RESERVED	R	undefined	RESERVED
0	INIT_DONE	R		Returns 1 when the initialization logic has finished initializing the device. This indicates that it is now safe to proceed with startup. No SPI transactions should be performed before INIT_DONE returns 1(except SOFT_RESET).

## 6.6.80 SPIN\_ID Register (Address = 0x297) [reset = 0x03]

SPIN\_ID is shown in Figure 6-108 and described in Table 6-148.

Return to the Summary Table.

Chip Spin Identifier (default: See description, read-only)

#### Figure 6-108. SPIN\_ID Register

7	6	5	4	3	2	1	0
	RESERVED				SPIN_ID		
	R/W-0x0				R/W-0x03		

#### Table 6-148. SPIN\_ID Register Field Descriptions

Bit	Field Type		Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	SPIN_ID	R/W	0x0	Spin identification value: 3 : ADC12DJ5200SE

#### 6.6.81 TESTBUS Register (Address = 0x2A2) [reset = 0x0]

TESTBUS is shown in Figure 6-109 and described in Table 6-149.

Return to the Summary Table.

TESTBUS Register (default: 0x0)

#### Figure 6-109. TESTBUS Register

7	6	5	4	3	2	1	0
RESE	RVED	EN_VD11_NOI SE_SUPPR	EN_VS11_NOI SE_SUPPR		RESE	RVED	
R/W	-0x0	R/W-0x0	R/W-0x0		R/W	-0x0	

#### Table 6-149. TESTBUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	RESERVED	R/W	0x0	RESERVED
5	EN_VD11_NOISE_SUPP R	R/W		When set, noise on VD11 is suppressed. It is recommended to have this set, as it reduces noise coupling from the digital circuits to analog clock, at the expense of a small increase in power.



	Table 6-14	9. IE3IDU	is Register	Field Descriptions (continued)
Bit	Field	Туре	Reset	Description
4	EN_VS11_NOISE_SUPP R	R/W		When set, noise on VS11 is suppressed. It is recommended to have this set, as it reduces noise coupling from the digital circuits to analog clock, at the expense of a small increase in power.
3:0	RESERVED	R/W	R/W	RESERVED

## Table 6-149. TESTBUS Register Field Descriptions (continued)

# 6.6.82 SRC\_EN Register (Address = 0x2B0) [reset = 0x00]

SRC\_EN is shown in Figure 6-110 and described in Table 6-150.

Return to the Summary Table.

# SYSREF Calibration Enable (default: 0x00)

## Figure 6-110. SRC\_EN Register

7	6	5	Δ	3	2	1	0
/	0			5	۷		0
			RESERVED				SRC_EN
			R/W-0x0				R/W-0x0
1							

#### Table 6-150. SRC\_EN Register Field Descriptions

Bit         Field         Type         Reset         Description           7:1         RESERVED         R/W         0x0								
Bit	Field	Туре	Reset	Description				
7:1	RESERVED	R/W	0x0					
0	SRC_EN	R/W	0x0	<ul> <li>0: SYSREF Calibration Disabled. Use the TAD register to manually control the tad[16:0] output and adjust the DEVCLK delay. (default)</li> <li>1: SYSREF Calibration Enabled. The DEVCLK delay is automatically calibrated. The TAD register is ignored.</li> <li>A 0-to-1 transition on SRC_EN starts the SYSREF calibration sequence. Program SRC_CFG before setting SRC_EN. Make sure the ADC calibration is not currently running before setting SRC_EN.</li> </ul>				

# 6.6.83 SRC\_CFG Register (Address = 0x2B1) [reset = 0x05]

SRC\_CFG is shown in Figure 6-111 and described in Table 6-151.

Return to the Summary Table.

SYSREF Calibration Configuration (default: 0x05)

#### Figure 6-111. SRC\_CFG Register

7	6	5	4	3	2	1	0
	RESE	RVED		SRC	_AVG	SRC_I	HDUR
	R/W	-0x0		R/W	′-0x1	R/W	-0x1

#### Table 6-151. SRC\_CFG Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:4	RESERVED	R/W	0x0	



	Tuble	, 0-101. OKO_	or o negia	ster Field Descriptions (continued)
Bit	Field	Туре	Reset	Description
3:2	SRC_AVG	R/W	0x1	<ul> <li>Specifies the amount of averaging used for SYSREF Calibration.</li> <li>Larger values will increase calibration time and reduce the variance of the calibrated value.</li> <li>0: 4 averages</li> <li>1: 16 averages</li> <li>2: 64 averages</li> <li>3: 256 averages</li> </ul>
1:0	SRC_HDUR	R/W	0x1	Specifies the duration of each high-speed accumulation for SYSREF         Calibration. If the SYSREF period exceeds the supported value,         calibration will fail. Larger values will increase calibration time and         support longer SYSREF periods. For a given SYSREF period, larger         values will also reduce the variance of the calibrated value.         0: 4 cycles per accumulation, max SYSREF period of 128 DEVCLK         cycles         1: 16 cycles per accumulation, max SYSREF period of 1664         DEVCLK cycles         2: 64 cycles per accumulation, max SYSREF period of 7808         DEVCLK cycles         3: 256 cycles per accumulation, max SYSREF period of 32384         DEVCLK cycles         Max duration of SYSREF calibration is bounded by: TSYSREFCAL         (in DEVCLK cycles) = 384 * 19 * 4^(SRC_AVG + SRC_HDUR + 2)

## Table 6-151. SRC\_CFG Register Field Descriptions (continued)

# 6.6.84 SRC\_STATUS Register (Address = 0x2B2) [reset = 0x0]

SRC\_STATUS is shown in Figure 6-112 and described in Table 6-152.

Return to the Summary Table.

SYSREF Calibration Status (read-only, default: undefined)

		Figu	re 6-112. SRC	_STATUS Reg	ister					
23	22	21	20	19	18	17	16			
	SRC_DONE	SRC_TAD								
	R/W-0x0									
15	14	13	12	11	10	9	8			
SRC_TAD										
			R/W	'-0x0						
7	6	5	4	3	2	1	0			
			SRC	_TAD						
			R/W	'-0x0						

## Table 6-152. SRC\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
23:18	RESERVED	R/W	0x0	
17	SRC_DONE	R/W	0x0	This bit returns '1' when SRC_EN=1 and SYSREF Calibration has been completed.



## Table 6-152. SRC\_STATUS Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
16:0	SRC_TAD	R/W		This field returns the value for TAD[16:0] computed by SYSREF Calibration. It is only valid if SRC_DONE=1. SRC_TAD[16] indicates if DEVCLK has been inverted. SRC_TAD[15:8] indicates the coarse delay adjustment. SRC_TAD[7:0] indicates the fine delay adjustment.

## 6.6.85 TAD Register (Address = 0x2B5) [reset = 0x00]

TAD is shown in Figure 6-113 and described in Table 6-153.

Return to the Summary Table.

DEVCLK Timing Adjust (default: 0x00)

RESERVED         TAI           R/W-0x0         R/M           15         14         13         12         11         10         9	
R/W-0x0 R/V 15 14 13 12 11 10 9	16
15 14 13 12 11 10 9	D_INV
	V-0x0
	8
TAD_COARSE	
R/W-0x0	
7 6 5 4 3 2 1	0
RESERVED	
R-0x0	

#### Table 6-153. TAD Register Field Descriptions

Bit	Field	Туре	Reset	Description			
23:17	RESERVED	R/W	0x0				
16	TAD_INV	R/W	0x0	Inverts the sampling clock when set.			
15:8	TAD_FINE	R/W	0x0	Refer to Switching Characteristics for TAD_FINE resolution.			
15:8	TAD_COARSE	R/W	0x0	This register controls the sampling aperture delay adjustment when SRC_EN=0. Use this register to manually control the DEVCLK aperture delay when SYSREF Calibration is disabled. If ADC calibration or JESD204B is running, it is recommended that you gradually increase or decrease this value (1 code at a time) to avoid clock glitches. Refer to Switching Characteristics for TAD_COARSE resolution. If ADC calibration is enabled (CAL_EN=1), or the JESD204C link is enabled (JESD_EN=1), the following rules must be obeyed to avoid clock glitches and unpredictable behavior: 1. Do not change TAD_INV. You must program CAL_EN=0 and JESD_EN=0 before changing TAD_INV. 2. TAD_COARSE must be increased or decreased gradually (no more than 4 codes at a time). This rule can be obeyed manually via SPI writes, or by setting TAD_RAMP_EN. 3. TAD_FINE may be changed to any value at any time (its adjustment is too fine to cause clock glitches).			
7:0	RESERVED	R	0x0				



## 6.6.86 TAD\_RAMP Register (Address = 0x2B8) [reset = 0x00]

TAD\_RAMP is shown in Figure 6-114 and described in Table 6-154.

Return to the Summary Table.

DEVCLK Timing Adjust Ramp Control (default: 0x00)

## Figure 6-114. TAD\_RAMP Register

7	6	5	4	3	2	1	0
	RESERVED						TAD_RAMP_E N
	R/W-0x0						R/W-0x0

## Table 6-154. TAD\_RAMP Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:2	RESERVED	R/W	0x0	
1	TAD_RAMP_RATE	R/W	0x0	Specifies the ramp rate for TAD_COARSE when the TAD_COARSE register is written while TAD_RAMP_EN=1. 0: TAD_COARSE ramps up or down one code per 384 sampling clock cycles. 1: TAD_COARSE ramps up or down 4 codes per 384 sampling clock cycles.
0	TAD_RAMP_EN	R/W	0x0	<ul> <li>TAD ramp enable. Set this bit if you want the coarse TAD adjustment (TAD_COARSE) to ramp up or down instead of changing abruptly.</li> <li>0 : After writing the TAD_COARSE register, the applied TAD_COARSE setting is updated within 1536 CLK cycles (ramp feature disabled).</li> <li>1 : After writing the TAD_COARSE register, the applied TAD_COARSE setting ramps up or down gradually until it matches the TAD_COARSE register.</li> </ul>

## 6.6.87 ALARM Register (Address = 0x2C0) [reset = 0x0]

ALARM is shown in Figure 6-115 and described in Table 6-155.

Return to the Summary Table.

Alarm Interrupt (read-only)

#### Figure 6-115. ALARM Register

7	6	5	4	3	2	1	0
	RESERVED						
	R-0x0						

## Table 6-155. ALARM Register Field Descriptions

Bit F	Field	Туре	Reset	Description
7:1 F	RESERVED	R	0x0	
0 4	ALARM	R	0x0	This bit returns a '1' whenever any alarm occurs that is unmasked in the ALM_STATUS register. Use ALM_MASK to mask (disable) individual alarms. CAL_STATUS_SEL can be used to drive the ALARM bit onto the CALSTAT output pin to provide a hardware alarm interrupt signal.



# 6.6.88 ALM\_STATUS Register (Address = 0x2C1) [reset = 0x3F]

ALM\_STATUS is shown in Figure 6-116 and described in Table 6-156.

Return to the Summary Table.

Alarm Status (default: 0x3F, write to clear)

#### Figure 6-116. ALM\_STATUS Register

7	6	5	4	3	2	1	0
RESERVED		FIFO_ALM	PLL_ALM	LINK_ALM	REALIGNED_A LM	NCO_ALM	CLK_ALM
R/W-0x0		R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1

### Table 6-156. ALM\_STATUS Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	RESERVED	R/W	0x0	
5	FIFO_ALM	R/W	0x1	FIFO overflow/underflow alarm: This bit is set whenever an active JESD204C lane FIFO experiences an underflow or overflow condition. Write a '1' to clear this bit. To inspect which lane generated the alarm, read FIFO_LANE_ALM.
4	PLL_ALM	R/W	0x1	PLL Lock Lost Alarm: This bit is set whenever the PLL is not locked. Write a '1' to clear this bit.
3	LINK_ALM	R/W	0x1	Link Alarm: This bit is set whenever the JESD204C link is enabled, but is not in the data encoder state (for 8B/10B modes). In 64B/66B modes, there is no data encoder state, so this alarm will be set when the link first starts up, and will also be set if any event causes a FIFO/serializer realignment. Write a '1' to clear this bit.
2	REALIGNED_ALM	R/W	0x1	Realigned Alarm: This bit is set whenever SYSREF causes the internal clocks (including the LMFC/LEMC) to be realigned. Write a '1' to clear this bit.
1	NCO_ALM	R/W	0x1	<ul> <li>NCO Alarm: This bit can be used to detect an upset to the NCO phase. This bit is set when any of the following occur:</li> <li>The NCOs are disabled (JESD_EN=0).</li> <li>The NCOs are synchronized (intentionally or unintentionally)</li> <li>Any phase accumulators in channel A do not match channel B. Write a '1' to clear this bit. Refer to the alarm section for the proper usage of this register.</li> </ul>
0	CLK_ALM	R/W	0x1	Clock Alarm: This bit can be used to detect an upset to the internal DDC/JESD204C clocks. This bit is set whenever the internal clock dividers for the A and B channels do not match. Write a '1' to clear this bit. Refer to the alarm section for the proper usage of this register. Note: After power-on reset or soft-reset, all alarm bits are set to '1.' Note: When JESD_EN=0, all alarms (except CLK_ALM) are undefined. It is recommended that the user clears the alarms after setting JESD_EN=1.

# 6.6.89 ALM\_MASK Register (Address = 0x2C2) [reset = 0x3F]

ALM\_MASK is shown in Figure 6-117 and described in Table 6-157.

Return to the Summary Table.



### Alarm Mask Register (default: 0x3F)

7	6	5	4	3	2	1	0
RESE	RVED	MASK_FIFO_A LM	MASK_PLL_AL M	MASK_LINK_A LM	MASK_REALIG NED_ALM	MASK_NCO_A LM	MASK_CLK_AL M
R/W	/-0x0	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1	R/W-0x1

# Figure 6-117. ALM\_MASK Register

### Table 6-157. ALM\_MASK Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	RESERVED	R/W	0x0	
5	MASK_FIFO_ALM	R/W	0x1	When set, FIFO_ALM is masked and will not impact the ALARM register bit.
4	MASK_PLL_ALM	R/W	0x1	When set, PLL_ALM is masked and will not impact the ALARM register bit.
3	MASK_LINK_ALM	R/W	0x1	When set, LINK_ALM is masked and will not impact the ALARM register bit.
2	MASK_REALIGNED_ALM	R/W	0x1	When set, REALIGNED_ALM is masked and will not impact the ALARM register bit.
1	MASK_NCO_ALM	R/W	0x1	When set, NCO_ALM is masked and will not impact the ALARM register bit.
0	MASK_CLK_ALM	R/W	0x1	When set, CLK_ALM is masked and will not impact the ALARM register bit.

### 6.6.90 FIFO\_LANE\_ALM Register (Address = 0x2C4) [reset = 0xFFFF]

FIFO\_LANE\_ALM is shown in Figure 6-118 and described in Table 6-158.

Return to the Summary Table.

FIFO Overflow/Underflow Alarm (default: 0xFFFF)

Figure 6-118. FIFO_LANE_ALM Register									
15	14	13	12	11	10	9	8		
FIFO_LANE_ALM									
R/W-0xFFF									
7	6	5	4	3	2	1	0		
	FIFO_LANE_ALM								
	R/W-0xFFF								

# Table 6-158. FIFO LANE ALM Register Field Descriptions

Bit	Field	Туре	Reset	Description					
15:0	FIFO_LANE_ALM	R/W	0xFFFF	FIFO_LANE_ALM[i] is set if the FIFO for lane i experiences overflow or underflow. Use this register to determine which lane(s) generated an alarm. Writing a '1' to any bit in this register will clear the alarm (the alarm may immediately trip again if the overflow/ underflow condition persists). Writing a '1' to the FIFO_ALM bit in the ALM_STATUS register will clear all bits of this register.					

# 6.6.91 TADJ\_A Register (Address = 0x310) [reset = 0x0]

TADJ\_A is shown in Figure 6-119 and described in Table 6-159.

Return to the Summary Table.

Timing Adjust for A-ADC operating in Dual Channel Mode (default from Fuse ROM)

### Figure 6-119. TADJ\_A Register

7	6	5	4	3	2	1	0	
	TADJ_A							
			R/W	V-0x0				

### Table 6-159. TADJ\_A Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:0	TADJ_A	R/W	0x0	This register (and other TADJ* registers that follow it) are used
				to adjust the sampling instant of each ADC core. Different TADJ
				registers apply to different ADCs under different modes. The default
				values for all TADJ* registers are factory programmed values. The
				factory trimmed values can be read out and adjusted as required.

### 6.6.92 TADJ\_B Register (Address = 0x313) [reset = 0x0]

TADJ\_B is shown in Figure 6-120 and described in Table 6-160.

Return to the Summary Table.

Timing Adjust for B-ADC operating in Dual Channel Mode (default from Fuse ROM)

# Figure 6-120. TADJ\_B Register

7	6	5	4	3	2	1	0	
	TADJ_B							
			R/W	/-0x0				

### Table 6-160. TADJ\_B Register Field Descriptions

Bit	Field	Туре	Reset Description	
7:0	TADJ_B	R/W	0x0 See TADJ_A register for description. Adjusts timing of B-ADC i	
				channel mode with foreground calibration enabled.

### 6.6.93 TADJ\_A\_FG90\_VINA Register (Address = 0x314) [reset = 0x0]

TADJ\_A\_FG90\_VINA is shown in Figure 6-121 and described in Table 6-161.

Return to the Summary Table.

Timing Adjust for A-ADC operating in Single Channel Mode and sampling INA (default from Fuse ROM)

Figure 6-121. TADJ_A_FG90_VINA Register								
7 6 5 4 3 2 1 0								
	TADJ_A_FG90_VINA							
R/W-0x0								



	Table 6-161. TADJ_A_FG90_VINA Register Field Descriptions								
Bit	Field	Туре	Reset	Description					
7:0	TADJ_A_FG90_VINA	R/W		See TADJ_A register for description. Adjusts timing of A-ADC in single channel mode with foreground calibration enabled and sampling INA.					

# Table 6-161. TADJ\_A\_FG90\_VINA Register Field Descriptions

### 6.6.94 TADJ\_B\_FG0\_VINA Register (Address = 0x315) [reset = 0x0]

TADJ\_B\_FG0\_VINA is shown in Figure 6-122 and described in Table 6-162.

### Return to the Summary Table.

Timing Adjust for B-ADC operating in Single Channel Mode and sampling INA (default from Fuse ROM)

	Figure 6-122. TADJ_B_FG0_VINA Register									
7	7 6 5 4 3 2 1 0									
	TADJ_B_FG0_VINA									
	R/W-0x0									

### Table 6-162. TADJ\_B\_FG0\_VINA Register Field Descriptions

Bit	Field	Туре	Reset Description	
7:0	TADJ_B_FG0_VINA	R/W		See TADJ_A register for description. Adjusts timing of B-ADC in single channel mode with foreground calibration enabled and sampling INA.

### 6.6.95 TADJ\_A\_FG90\_VINB Register (Address = 0x31A) [reset = 0x0]

TADJ\_A\_FG90\_VINB is shown in Figure 6-123 and described in Table 6-163.

Return to the Summary Table.

Timing Adjust for A-ADC operating in Single Channel Mode and sampling INB (default from Fuse ROM)

Figure 6-123. TADJ_A_FG90_VINB Register											
7	7 6 5 4 3 2 1 0										
	TADJ_A_FG90_VINB										
			R/W	′-0x0							

### Table 6-163. TADJ\_A\_FG90\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	eset Description	
7:0	TADJ_A_FG90_VINB	R/W	0x0	See TADJ_A register for description. Adjusts timing of A-ADC in single channel mode with foreground calibration enabled and sampling INB.	

### 6.6.96 TADJ\_B\_FG0\_VINB Register (Address = 0x31B) [reset = 0x0]

TADJ\_B\_FG0\_VINB is shown in Figure 6-124 and described in Table 6-164.

Return to the Summary Table.

Timing Adjust for B-ADC operating in Single Channel Mode and sampling INB (default from Fuse ROM)

Figure 6-124. TADJ\_B\_FG0\_VINB Register

7	6	5	4	3	2	1	0
			TADJ_B_F	FG0_VINB			

Copyright © 2025 Texas Instruments Incorporated



### Figure 6-124. TADJ\_B\_FG0\_VINB Register (continued)

R/W-0x0

### Table 6-164. TADJ\_B\_FG0\_VINB Register Field Descriptions

Bit	Field	Туре	Reset	eset Description	
7:0	TADJ_B_FG0_VINB	R/W	0x0	See TADJ_A register for description. Adjusts timing of B-ADC in single channel mode with foreground calibration enabled and sampling INB.	

### 6.6.97 OADJ\_A\_FG0\_VINA Register (Address = 0x344) [reset = 0x0]

OADJ\_A\_FG0\_VINA is shown in Figure 6-125 and described in Table 6-165.

Return to the Summary Table.

Offset Adjustment for A-ADC operating in Dual Channel Mode sampling INA (default from Fuse ROM)

Figure 6-125. OADJ_A_FG0_VINA Register										
15	14	13	12	11	10	9	8			
	RESE	RVED			OADJ_A_F	G0_VINA				
	R/W	'-0x0			R/W-	-0x0				
7	6	5	4	3	2	1	0			
			OADJ_A_F	G0_VINA						
	R/W-0x0									

### Table 6-165. OADJ\_A\_FG0\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	OADJ_A_FG0_VINA	R/W	0x0	Offset adjustment value applied to A-ADC when it samples INA in dual channel mode and foreground calibration is enabled.

### 6.6.98 OADJ\_A\_FG0\_VINB Register (Address = 0x346) [reset = 0x0]

OADJ\_A\_FG0\_VINB is shown in Figure 6-126 and described in Table 6-166.

Return to the Summary Table.

Offset Adjustment for A-ADC operating in Dual Channel Mode sampling INB (default from Fuse ROM)

	Figure 6-126. OADJ_A_FG0_VINB Register										
15	14	13	12	11	10	9	8				
	RESE	RVED			OADJ_A_	FG_VINB					
	R/W	/-0x0	·	R/W-0x0							
7	6	5	4	3	2	1	0				
			OADJ_A_F	G_VINB							
R/W-0x0											

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	



### Table 6-166. OADJ\_A\_FG0\_VINB Register Field Descriptions (continued)

			_	
Bit	Field	Туре	Reset	Description
11:0	OADJ_A_FG_VINB	R/W		Offset adjustment value applied to A-ADC when it samples INB in dual channel mode and foreground calibration is enabled.
				dual onamier mode and foreground outpration is onabled.

### 6.6.99 OADJ\_A\_FG90\_VINA Register (Address = 0x348) [reset = 0x0]

OADJ\_A\_FG90\_VINA is shown in Figure 6-127 and described in Table 6-167.

### Return to the Summary Table.

Offset Adjustment for A-ADC operating in Single Channel Mode sampling INA (default from Fuse ROM)

		i iguic o		<u>_1 000_1117</u>	register			
15	14	13	12	11	10	9	8	
	RESE	RVED			OADJ_A_F	G90_VINA		
	R/W	′-0x0			R/W-	0x0		
7	6	5	4	3	2	1	0	
OADJ_A_FG90_VINA								
			R/W-	0x0				

# Figure 6-127. OADJ\_A\_FG90\_VINA Register

### Table 6-167. OADJ\_A\_FG90\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	OADJ_A_FG90_VINA	R/W	0x0	Offset adjustment value applied to A-ADC when it samples INA in single channel mode and foreground calibration is enabled.

### 6.6.100 OADJ\_A\_FG90\_VINB Register (Address = 0x34A) [reset = 0x0]

OADJ\_A\_FG90\_VINB is shown in Figure 6-128 and described in Table 6-168.

### Return to the Summary Table.

Offset Adjustment for A-ADC operating in Single Channel Mode sampling INB (default from Fuse ROM)

Figure 6-128. OADJ_A_FG90_VINB Register								
15	14	13	12	11	10	9	8	
RESERVED OADJ_A_FG90_VINB								
	R/W	/-0x0			R/W-0x0			
7	6	5	4	3	2	1	0	
OADJ_A_FG90_VINB								
			R/W-	0x0				

# Table 6-168. OADJ A FG90 VINB Register Field Descriptions

Bit	Field	Туре	Reset Description	
15:12	RESERVED	R/W	0x0	
11:0	OADJ_A_FG90_VINB	R/W	0x0	Offset adjustment value applied to A-ADC when it samples INB using 90° clock phase and foreground calibration is enabled.

## 6.6.101 OADJ\_B\_FG0\_VINA Register (Address = 0x34C) [reset = 0x0]

OADJ\_B\_FG0\_VINA is shown in Figure 6-129 and described in Table 6-169.

Return to the Summary Table.

Offset Adjustment for B-ADC sampling INA (default from Fuse ROM)

Figure 6-129. OADJ_B_FG0_VINA Register								
15	14	13	12	11	10	9	8	
RESERVED OADJ_B_FG0_VINA								
	R/W	/-0x0			R/W	-0x0		
7	6	5	4	3	2	1	0	
OADJ_B_FG0_VINA								
	R/W-0x0							

### Table 6-169. OADJ\_B\_FG0\_VINA Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	OADJ_B_FG0_VINA	R/W	0x0	Offset adjustment value applied to B-ADC when it samples INA and foreground calibration is enabled. Applies to both dual channel mode and single channel mode.

### 6.6.102 OADJ\_B\_FG0\_VINB Register (Address = 0x34E) [reset = 0x0]

OADJ\_B\_FG0\_VINB is shown in Figure 6-130 and described in Table 6-170.

Return to the Summary Table.

Offset Adjustment for B-ADC sampling INB (default from Fuse ROM)

Figure 6-130. OADJ_B_FG0_VINB Register								
15	14	13	12	11	10	9	8	
	RESE	RVED			OADJ_B_I	=G0_VINB		
	R/W	′-0x0			R/W	-0x0		
7	6	5	4	3	2	1	0	
OADJ_B_FG0_VINB								
	R/W-0x0							

### Table 6-170. OADJ B FG0 VINB Register Field Descriptions

Bit	Field	Туре	Reset Description							
15:12	RESERVED	R/W	0x0							
11:0	OADJ_B_FG0_VINB	R/W	0x0	Offset adjustment value applied to B-ADC when it samples INB and foreground calibration is enabled. Applies to both dual channel mode and single channel mode.						

### 6.6.103 GAIN\_A0\_FGDUAL Register (Address = 0x350) [reset = 0x0]

GAIN\_A0\_FGDUAL is shown in Figure 6-131 and described in Table 6-171.

Return to the Summary Table.

Fine Gain Adjust for ADC A Bank 0 in Dual Channel Mode (default from Fuse ROM)



### Figure 6-131. GAIN A0 FGDUAL Register

		J · · ·			- J		
7	6	5	4	3	2	1	0
	RESERVED			(	GAIN_A0_FGDUA	۱L	
	R/W-0x0				R/W-0x0		

### Table 6-171. GAIN\_A0\_FGDUAL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	GAIN_A0_FGDUAL	R/W	0x0	Fine gain adjustment for ADC A bank 0.

### 6.6.104 GAIN\_A1\_FGDUAL Register (Address = 0x351) [reset = 0x0]

GAIN\_A1\_FGDUAL is shown in Figure 6-132 and described in Table 6-172.

Return to the Summary Table.

Fine Gain Adjust for ADC A Bank 1 in Dual Channel Mode (default from Fuse ROM)

### Figure 6-132. GAIN\_A1\_FGDUAL Register

7	6	5	4	3	2	1	0
	RESERVED				GAIN_A1_FGDUAL	-	
	R/W-0x0				R/W-0x0		

### Table 6-172. GAIN\_A1\_FGDUAL Register Field Descriptions

Bit Field Type Reset		Reset	Description	
7:5	RESERVED	R/W	0x0	
4:0	GAIN_A1_FGDUAL	R/W	0x0	Fine gain adjustment for ADC A bank 1.

### 6.6.105 GAIN\_B0\_FGDUAL Register (Address = 0x352) [reset = 0x0]

GAIN\_B0\_FGDUAL is shown in Figure 6-133 and described in Table 6-173.

Return to the Summary Table.

Fine Gain Adjust for ADC B Bank 0 in Dual Channel Mode (default from Fuse ROM)

Figure 6-133. GAIN_B0_FGDUAL Register								
7	6	5	4	3	2	1	0	
	RESERVED			(	GAIN_A0_FGDUA	L		
	R/W-0x0				R/W-0x0			

	Table 6-173. GAIN_B0_FGDUAL Register Field Descriptions								
Bit	Bit Field Type Reset Description								
7:5	RESERVED	R/W	0x0						
4:0	GAIN_A0_FGDUAL	R/W	0x0	Fine gain adjustment for ADC B bank 0.					

### 6.6.106 GAIN\_B1\_FGDUAL Register (Address = 0x353) [reset = 0x0]

GAIN\_B1\_FGDUAL is shown in Figure 6-134 and described in Table 6-174.

Return to the Summary Table.

Fine Gain Adjust for ADC B Bank 1 in Dual Channel Mode (default from Fuse ROM)



### Figure 6-134. GAIN\_B1\_FGDUAL Register

		J					
7	6	5	4	3	2	1	0
	RESERVED				GAIN_B1_FGDUA	L	
	R/W-0x0				R/W-0x0		

### Table 6-174. GAIN\_B1\_FGDUAL Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	GAIN_B1_FGDUAL	R/W	0x0	Fine gain adjustment for ADC B bank 1.

### 6.6.107 GAIN\_A0\_FGDES Register (Address = 0x354) [reset = 0x0]

GAIN\_A0\_FGDES is shown in Figure 6-135 and described in Table 6-175.

Return to the Summary Table.

Fine Gain Adjust for ADC A Bank 0 in Single Channel Mode (default from Fuse ROM)

### Figure 6-135. GAIN\_A0\_FGDES Register

7	6	5	4	3	2	1	0
	RESERVED				GAIN_A0_FGDUAL	-	
	R/W-0x0				R/W-0x0		

### Table 6-175. GAIN\_A0\_FGDES Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	GAIN_A0_FGDUAL	R/W	0x0	Fine gain adjustment for ADC A bank 0.

### 6.6.108 GAIN\_A1\_FGDES Register (Address = 0x355) [reset = 0x0]

GAIN\_A1\_FGDES is shown in Figure 6-136 and described in Table 6-176.

Return to the Summary Table.

Fine Gain Adjust for ADC A Bank 1 in Single Channel Mode (default from Fuse ROM)

_	Figure 6-136. GAIN_A1_FGDES Register							
	7	6	5	4	3	2	1	0
		RESERVED			(	GAIN_A1_FGDUAI	_	
	R/W-0x0			R/W-0x0				

### Table 6-176. GAIN\_A1\_FGDES Register Field Descriptions

	Bit	Field	Туре	Reset	Description
Γ	7:5	RESERVED	R/W	0x0	
	4:0	GAIN_A1_FGDUAL	R/W	0x0	Fine gain adjustment for ADC A bank 1.

### 6.6.109 GAIN\_B0\_FGDES Register (Address = 0x356) [reset = 0x0]

GAIN\_B0\_FGDES is shown in Figure 6-137 and described in Table 6-177.

Return to the Summary Table.

Fine Gain Adjust for ADC B Bank 0 in Single Channel Mode (default from Fuse ROM)



### Figure 6-137. GAIN\_B0\_FGDES Register

		J			- J		
7	6	5	4	3	2	1	0
	RESERVED			G	GAIN_A0_FGDUA	L	
	R/W-0x0				R/W-0x0		

### Table 6-177. GAIN\_B0\_FGDES Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	GAIN_A0_FGDUAL	R/W	0x0	Fine gain adjustment for ADC B bank 0.

### 6.6.110 GAIN\_B1\_FGDES Register (Address = 0x357) [reset = 0x0]

GAIN\_B1\_FGDES is shown in Figure 6-138 and described in Table 6-178.

Return to the Summary Table.

Fine Gain Adjust for ADC B Bank 1 in Single Channel Mode (default from Fuse ROM)

### Figure 6-138. GAIN\_B1\_FGDES Register

7	6	5	4	3	2	1	0
	RESERVED				GAIN_B1_FGDUAL	-	
	R/W-0x0				R/W-0x0		

### Table 6-178. GAIN\_B1\_FGDES Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:5	RESERVED	R/W	0x0	
4:0	GAIN_B1_FGDUAL	R/W	0x0	Fine gain adjustment for ADC B bank 1.

### 6.6.111 PFIR\_CFG Register (Address = 0x400) [reset = 0x00]

PFIR\_CFG is shown in Figure 6-139 and described in Table 6-179.

Return to the Summary Table.

Programmable FIR Mode (default: 0x00)

### Figure 6-139. PFIR\_CFG Register

7	6	5	4	3	2	1	0
RESERVED	PFIR_SHARE	PFIR_MERGE		PFIR_SCW		PFIR_N	NODE
R/W-0x0	R/W-0x0	R/W-0x0		R/W-0x0		R/W-	0x0

			-	egister Field Descriptions
Bit	Field	Туре	Reset	Description
7	RESERVED	R/W	0x0	
6	PFIR_SHARE	R/W	0x0	When set, the PFIR on the B channel uses the same coefficients as the PFIR on the A channel. When PFIR_SHARE=0, the B channel filter uses its own set of coefficients (unique from channel A). See Programmable FIR Filter (PFIR) section for usage details.
5	PFIR_MERGE	R/W	0x0	When set, the PFIR filters are merged into a single logical filter. This mode processes ADC data samples as if they belong to a single sample stream. Set PFIR_MERGE=1 whenever the ADC is setup in Single Channel Mode.

## Table 6-179. PFIR\_CFG Register Field Descriptions

Copyright © 2025 Texas Instruments Incorporated

## Table 6-179. PFIR\_CFG Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description		
4:2	PFIR_SCW	R/W	0x0	Side coefficient weight for PFIR. This field determines the weight of the coefficients (except for the center coefficient). Increasing the coefficient weight increases the range of the coefficients at the expense of reduced precision. The LSB weight is 2 <sup>PFIR_SCW-16</sup> , where PFIR_SCW weight can be programmed from 0 to 6. The default is 0 which provides an LSB weight of 2 <sup>-16</sup> .		
1:0	PFIR_MODE	R/W	0x0	<ul> <li>0 : PFIR block is disabled (default)</li> <li>1 : RESERVED</li> <li>2 : Enable PFIR block</li> <li>3 : RESERVED</li> <li>Note: When using the PFIR, you must also program the filter coefficients.</li> <li>Note: All PFIR_* register should only be changed when JESD_EN=0.</li> </ul>		

### 6.6.112 PFIR\_A0 Register (Address = 0x418) [reset = 0x0]

PFIR\_A0 is shown in Figure 6-140 and described in Table 6-180.

Return to the Summary Table.

PFIR Coefficient A0

Figure	6-140.	PFIR	_A0	Register
--------	--------	------	-----	----------

15	14	13	12	11	10	9	8	
	RESE	RVED		PFIR_A0				
	R/W	'-0x0			R/W-	0x0		
7	6	5	4	3	2	1	0	
	PFIR_A0							
			R/W-	0x0				

### Table 6-180. PFIR\_A0 Register Field Descriptions

Bit	Field	Туре	Reset	Description		
15:12	RESERVED	R/W	0x0			
11:0	PFIR_A0	R/W		Signed, 2's complement coefficient for the PFIR filter. This is the first tap for the ADC A programmable FIR filter in Dual Channel Mode or the first tap for the programmable FIR filter in Single Channel Mode.		

### 6.6.113 PFIR\_A1 Register (Address = 0x41A) [reset = 0x0]

PFIR\_A1 is shown in Figure 6-141 and described in Table 6-181.

Return to the Summary Table.

PFIR Coefficient A1

### Figure 6-141. PFIR\_A1 Register

			J	_ 3						
15	14	13	12	11	10	9	8			
	RESE	RVED		PFIR_A1						
	R/W	-0x0		R/W-0x0						
7	6	5	4	3	2	1	0			
	PFIR_A1									

154 Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

Product Folder Links: ADC12DJ5200SE

### Figure 6-141. PFIR\_A1 Register (continued)

R/W-0x0

	Table 6-181. PFIR_A1 Register Field Descriptions									
Bit Field Type Reset Description										
15:12	RESERVED	R/W	0x0							
11:0	PFIR_A1	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the second tap for the ADC A programmable FIR filter in Dual Channel Mode or the second tap for the programmable FIR filter in Single Channel Mode.						

### 6.6.114 PFIR\_A2 Register (Address = 0x41C) [reset = 0x0]

PFIR\_A2 is shown in Figure 6-142 and described in Table 6-182.

Return to the Summary Table.

PFIR Coefficient A2

### Figure 6-142. PFIR\_A2 Register

15	14	13	12	11	10	9	8		
	RESERVED				PFIR_A2				
	R/W-0x0				R/W-0x0				
7	6	5	4	3	2	1	0		
PFIR_A2									
R/W-0x0									

### Table 6-182. PFIR\_A2 Register Field Descriptions

Г				_	
	Bit	Field	Туре	Reset	Description
	15:12	RESERVED	R/W	0x0	
	11:0	PFIR_A2	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the third tap for the ADC A programmable FIR filter in Dual Channel Mode or the third tap for the programmable FIR filter in Single Channel Mode.

### 6.6.115 PFIR\_A3 Register (Address = 0x41E) [reset = 0x0]

PFIR\_A3 is shown in Figure 6-143 and described in Table 6-183.

Return to the Summary Table.

PFIR Coefficient A3

### Figure 6-143. PFIR\_A3 Register

	15	14	13	12	11	10	9	8	
		RESE	RVED			PFIR	_A3		
		R/W	/-0x0	•		R/W-	•0x0		
	7	6	5	4	3	2	1	0	
	PFIR_A3								
	R/W-0x0								
1									



Table 6-183. PFIR_A3 Register Field Descriptions	5
--	---

Bit	Field	Туре	Reset	Description		
15:12	RESERVED	R/W	0x0			
11:0	PFIR_A3	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the fourth tap for the ADC A programmable FIR filter in Dual Channel Mode or the fourth tap for the programmable FIR filter in Single Channel Mode.		

### 6.6.116 PFIR\_A4 Register (Address = 0x420) [reset = 0x0]

PFIR\_A4 is shown in Figure 6-144 and described in Table 6-184.

Return to the Summary Table.

PFIR Coefficient A4

Figure 6-144. PFIR_A4 Register											
23	22	21	20	19	18	17	16				
	RESERVED PFI										
		R/W	/-0x0			R/W-	-0x0				
15	14	13	12	11	10	9	8				
			PFIF	R_A4							
			R/W	-0x0							
7	6	5	4	3	2	1	0				
			PFIF	R_A4							
	R/W-0x0										

### Table 6-184. PFIR\_A4 Register Field Descriptions

Bit	Field	Туре	Reset	Description		
23:18	RESERVED	R/W	0x0			
17:0	PFIR_A4	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the fifth tap for the ADC A programmable FIR filter in Dual Channel Mode or the fifth tap for the programmable FIR filter in Single Channel Mode. This is the center tap of the 9-tap filter and therefore has a resolution of 18-bits.		

### 6.6.117 PFIR\_A5 Register (Address = 0x423) [reset = 0x0]

PFIR\_A5 is shown in Figure 6-145 and described in Table 6-185.

Return to the Summary Table.

PFIR Coefficient A5

### Figure 6-145. PFIR\_A5 Register

15	14	13	12	11	10	9	8	
	RESE	RVED		PFIR_A5				
	R/W-	-0x0		R/W-0x0				
7	6	5	4	3	2	1	0	
	PFIR_A5							
R/W-0x0								



_								
	Bit	Field	Туре	Reset	Description			
	15:12	RESERVED	R/W	0x0				
	11:0	PFIR_A5	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the sixth tap for the ADC A programmable FIR filter in Dual Channel Mode or the sixth tap for the programmable FIR filter in Single Channel Mode.			

### 6.6.118 PFIR\_A6 Register (Address = 0x425) [reset = 0x0]

PFIR\_A6 is shown in Figure 6-146 and described in Table 6-186.

Return to the Summary Table.

PFIR Coefficient A6

Figure 6-146. PFIR_A6 Register									
15	14	13	12	11	10	9	8		
	RESE	RVED			PFIR	_A6			
R/W-0x0				R/W-0x0					
7	6	5	4	3	2	1	0		
PFIR_A6									
	R/W-0x0								

### Table 6-186. PFIR\_A6 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_A6	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the seventh tap for the ADC A programmable FIR filter in Dual Channel Mode or the seventh tap for the programmable FIR filter in Single Channel Mode.

## 6.6.119 PFIR\_A7 Register (Address = 0x427) [reset = 0x0]

PFIR\_A7 is shown in Figure 6-147 and described in Table 6-187.

Return to the Summary Table.

PFIR Coefficient A7

### Figure 6-147. PFIR\_A7 Register

15	14	13	12	11	10	9	8	
	RESE	RVED		PFIR_A7				
R/W-0x0				R/W-0x0				
7	6	5	4	3	2	1	0	
PFIR_A7								
R/W-0x0								

### Table 6-187. PFIR\_A7 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	

Copyright © 2025 Texas Instruments Incorporated



	Table 6-187. PFIR_A7 Register Field Descriptions (continued)						
I	Bit	Field	Туре	Reset	Description		
1	11:0	PFIR_A7	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the eighth tap for the ADC A programmable FIR filter in Dual Channel Mode or the eighth tap for the programmable FIR filter in Single Channel Mode.		

### . .. \_. . . \_ . ... •

### 6.6.120 PFIR\_A8 Register (Address = 0x429) [reset = 0x0]

PFIR\_A8 is shown in Figure 6-148 and described in Table 6-188.

Return to the Summary Table.

**PFIR Coefficient A8** 

15	14	13	12	11	10	9	8	
	RESE	RVED		PFIR_A8				
R/W-0x0				R/W-0x0				
7	6	5	4	3	2	1	0	
	PFIR_A8							
	R/W-0x0							

### Table 6-188. PFIR\_A8 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_A8	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the ninth tap for the ADC A programmable FIR filter in Dual Channel Mode or the ninth tap for the programmable FIR filter in Single Channel Mode.

### 6.6.121 PFIR\_B0 Register (Address = 0x448) [reset = 0x0]

PFIR\_B0 is shown in Figure 6-149 and described in Table 6-189.

Return to the Summary Table.

PFIR Coefficient B0

### Figure 6-149. PFIR B0 Register

			,	_ 0						
15	14	13	12	11	10	9	8			
	RESE	RVED		PFIR_B0						
	R/W	′-0x0		R/W-0x0						
7	6	5	4	3	2	1	0			
PFIR_B0										
	R/W-0x0									

### Table 6-189. PFIR\_B0 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	



### Table 6-189. PFIR\_B0 Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
11:0	PFIR_B0	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the first
				tap for the ADC B programmable FIR filter in Dual Channel Mode.

### 6.6.122 PFIR\_B1 Register (Address = 0x44A) [reset = 0x0]

PFIR\_B1 is shown in Figure 6-150 and described in Table 6-190.

### Return to the Summary Table.

PFIR Coefficient B1

### Figure 6-150. PFIR\_B1 Register

15	14	13	12	11	10	9	8	
	RESE	RVED		PFIR_B1				
	R/W	′-0x0		R/W-0x0				
7	6	5	4	3	2	1	0	
PFIR_B1								
R/W-0x0								

### Table 6-190. PFIR\_B1 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_B1	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the second tap for the ADC B programmable FIR filter in Dual Channel Mode.

## 6.6.123 PFIR\_B2 Register (Address = 0x44C) [reset = 0x0]

PFIR\_B2 is shown in Figure 6-151 and described in Table 6-191.

Return to the Summary Table.

PFIR Coefficient B2

### Figure 6-151. PFIR\_B2 Register

15	14	13	12	11	10	9	8		
	RESE	RVED		PFIR_AB2					
R/W-0x0				R/W-0x0					
7	6	5	4	3	2	1	0		
	PFIR_AB2								
			R/W-0	0x0					

### Table 6-191. PFIR\_B2 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_AB2	R/W		Signed, 2's complement coefficient for the PFIR filter. This is the third tap for the ADC B programmable FIR filter in Dual Channel Mode.



### 6.6.124 PFIR\_B3 Register (Address = 0x44E) [reset = 0x0]

PFIR\_B3 is shown in Figure 6-152 and described in Table 6-192.

Return to the Summary Table.

### PFIR Coefficient B3

### Figure 6-152. PFIR\_B3 Register

15	14	13	12	11	10	9	8		
	RESE	RVED		PFIR_B3					
	R/W	-0x0		R/W-0x0					
7	6	5	4	3	2	1	0		
	PFIR_B3								
			R/W-	0x0					

Table 6-192. PFIR\_B3 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_B3	R/W		Signed, 2's complement coefficient for the PFIR filter. This is the fourth tap for the ADC B programmable FIR filter in Dual Channel Mode.

### 6.6.125 PFIR\_B4 Register (Address = 0x450) [reset = 0x0]

PFIR\_B4 is shown in Figure 6-153 and described in Table 6-193.

Return to the Summary Table.

PFIR Coefficient B4

### Figure 6-153. PFIR\_B4 Register

23	22	21	20	19	18	17	16		
		RESE	ERVED			PFIF	R_B4		
	R/W-0x0						-0x0		
15	14	13	12	11	10	9	8		
	PFIR_B4								
			R/W	/-0x0					
7	6	5	4	3	2	1	0		
			PFIF	R_B4					
			R/W	/-0x0					

### Table 6-193. PFIR\_B4 Register Field Descriptions

_					
	Bit	Field	Туре	Reset	Description
	23:18	RESERVED	R/W	0x0	
	17:0	PFIR_B4	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the fifth tap for the ADC B programmable FIR filter in Dual Channel Mode. This is the center tap of the 9-tap filter and therefore has a resolution of 18-bits.



6.6.126 PFIR\_B5 Register (Address = 0x453) [reset = 0x0]

PFIR\_B5 is shown in Figure 6-154 and described in Table 6-194.

Return to the Summary Table.

PFIR Coefficient B5

### Figure 6-154. PFIR\_B5 Register

15	14	13	12	11	10	9	8			
	RESE	RVED		PFIR_B5						
	R/W	′-0x0		R/W-0x0						
7	6	5	4	3	2	1	0			
	PFIR_B5									
	R/W-0x0									

Table 6-194. PFIR\_B5 Register Field Descriptions

Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_B5	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the sixth tap for the ADC B programmable FIR filter in Dual Channel Mode.

### 6.6.127 PFIR\_B6 Register (Address = 0x455) [reset = 0x0]

PFIR\_B6 is shown in Figure 6-155 and described in Table 6-195.

Return to the Summary Table.

PFIR Coefficient B6

### Figure 6-155. PFIR\_B6 Register

14	13	12	11	10	9	8			
RESE	RVED			PFIR	_B6				
R/W	-0x0		-	R/W-	-0x0				
6	5	4	3	2	1	0			
PFIR_B6									
R/W-0x0									
	RESE R/W	RESERVED R/W-0x0	RESERVED R/W-0x0 6 5 4 PFIF	14     13     12     11       RESERVED	14     13     12     11     10       RESERVED     PFIR       R/W-0x0     R/W-       6     5     4     3     2       PFIR_B6	14     13     12     11     10     9       RESERVED     PFIR_B6       R/W-0x0     R/W-0x0       6     5     4     3     2     1       PFIR_B6			

### Table 6-195. PFIR B6 Register Field Descriptions

	140			giotor i loca Decemptione
Bit	Field	Туре	Reset	Description
15:12	RESERVED	R/W	0x0	
11:0	PFIR_B6	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the seventh tap for the ADC B programmable FIR filter in Dual Channel Mode.

# 6.6.128 PFIR\_B7 Register (Address = 0x457) [reset = 0x0]

PFIR\_B7 is shown in Figure 6-156 and described in Table 6-196.

Return to the Summary Table.

PFIR Coefficient B7

### Copyright © 2025 Texas Instruments Incorporated



	Figure 6-156. PFIR_B7 Register											
15 14 13 12 11 10 9 8												
RESERVED PFIR_B7												
	R/W	′-0x0		R/W-	•0x0							
7	6	5	4	3	2	1	0					
	PFIR_B7											
			R/W-	0x0								

### Table 6-196. PFIR\_B7 Register Field Descriptions

				J			
Bit	Field	Type         Reset         Description           R/W         0x0         R/W           R/W         0x0         Signed, 2's complement coefficient for the PFIR filter. This is the eighth tap for the ADC B programmable FIB filter in Dual Channel					
15:12	RESERVED	R/W	0x0				
11:0	PFIR_B7	R/W	0x0	Signed, 2's complement coefficient for the PFIR filter. This is the eighth tap for the ADC B programmable FIR filter in Dual Channel Mode.			

### 6.6.129 PFIR\_B8 Register (Address = 0x459) [reset = 0x0]

PFIR\_B8 is shown in Figure 6-157 and described in Table 6-197.

Return to the Summary Table.

PFIR Coefficient B8

### Figure 6-157. PFIR\_B8 Register

15	14	13	12	11	10	9	8			
	RESE	RVED		PFIR_B8						
	R/W	-0x0		R/W-0x0						
7	6	5	4	3	2	1	0			
	PFIR_B8									
R/W-0x0										

_		145			
	Bit	Field	Туре	Reset	Description
	15:12	RESERVED	R/W	0x0	
	11:0	PFIR_B8	R/W		Signed, 2's complement coefficient for the PFIR filter. This is the ninth tap for the ADC B programmable FIR filter in Dual Channel Mode.

# Table 6-197. PFIR\_B8 Register Field Descriptions



# 7 Application Information Disclaimer

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 7.1 Application Information

ADC12DJ5200SE can be used in a wide range of applications including radar, satellite communications, test equipment (communications testers), and software-defined radios (SDRs). The wide input bandwidth enables direct RF sampling to at least 8 GHz and the high sampling rate allows signal bandwidths of greater than 5 GHz. The *Typical Applications* section describes two configurations that meet the needs of a number of these applications.

### 7.2 Typical Applications

### 7.2.1 Wideband RF Sampling Receiver

This section demonstrates the use of ADC12DJ5200SE as a wideband RF sampling receiver. The solution is flexible and can be used as either a 2-channel receiver (such as a diversity receiver) or as a single channel receiver allowing double the signal bandwidth. The ADC is driven by single-ended RF amplifiers connected through an anti-alias filter to the ADC input. The device includes digital down-converters (DDCs) in both single-channel and dual-channel modes to mix the desired frequency band to baseband and down-sample the data to reduce the interface rate. The block diagram for the wideband RF sampling receiver is shown in Figure 7-1 with the device is configured in single-channel mode for maximum signal bandwidth.




Figure 7-1. Typical Configuration for Wideband RF Sampling



### 7.2.1.1 Design Requirements

### 7.2.1.1.1 Input Signal Path

Use appropriate band-limiting filters to reject unwanted frequencies in the input signal path.

Drivers must be selected to provide any needed signal gain and that have the necessary bandwidth capabilities.

### 7.2.1.1.2 Clocking


The ADC12DJ5200SE clock inputs must be AC-coupled to the device for rated performance. The clock source must have extremely low jitter (integrated phase noise) to enable rated performance. Recommended clock synthesizers include LMX2594 and LMX2572.

The JESD204C data converter system (ADC plus logic device) requires additional SYSREF and device clocks. LMK04832, LMK04828, LMK04826, and LMK04821 devices are suitable to generate these clocks. Depending on the ADC clock frequency and jitter requirements, this device can also be used as the system clock synthesizer or as a device clock and SYSREF distribution device when multiple ADC12DJ5200SE devices are used in a system. For clock frequencies higher than 3.2 GHz, LMX2594 and LMX2572 can supply both the device clock and SYSREF from a single device as demonstrated in Figure 7-1.



### 7.2.1.2 Application Curves

The ADC12DJ5200SE can be used to digitize frequencies between ~ 2 and 6 GHz. Figure 7-2 to Figure 7-4 show device output spectra at various input frequencies with 10.4 GSPS and DES with JMODE 1.





# 7.3 Initialization Set Up

The device and JESD204C interface require a specific startup and alignment sequence. The order of that sequence is listed in the following steps.

- 1. Power-up or reset the device.
- 2. Apply a stable device CLK signal at the desired frequency.
- 3. Perform a software reset by toggling SOFT\_RESET to 1. Wait at least 1 µs before continuing.
- 4. Program JESD\_EN = 0 to stop the JESD204C state machine and allow setting changes.
- 5. Program CAL\_EN = 0 to stop the calibration state machine and allow setting changes.
- 6. Program the desired JMODE.
- 7. Program the desired KM1 value. KM1 = K-1.
- 8. Program SYNC\_SEL as needed. Choose SYNCSE or timestamp differential inputs.
- 9. Configure device calibration settings as desired. Select foreground or background calibration modes and offset calibration as needed.
- 10. Program CAL\_EN = 1 to enable the calibration state machine.
- 11. Enable overrange via OVR\_EN and adjust settings if desired.
- 12. Program JESD\_EN = 1 to re-start the JESD204C state machine and allow the link to restart.
- 13. The JESD204C interface operates in response to the applied SYNC signal from the receiver.
- 14. Program CAL\_SOFT\_TRIG = 0.
- 15. Program CAL\_SOFT\_TRIG = 1 to initiate a calibration.



### 7.4 Power Supply Recommendations

The device requires two different power-supply voltages. 1.9-V DC is required for the VA19 power bus and 1.1-V DC is required for the VA11 and VD11 power buses. The power-supply voltages must be low noise and provide the needed current to achieve rated device performance. There are two recommended power supply architectures:

- 1. Step down using high-efficiency switching converters, followed by a second stage of regulation to provide switching noise reduction and improved voltage accuracy.
- 2. Directly step down the final ADC supply voltage using high-efficiency switching converters. This approach provides the best efficiency, but care must be taken for switching noise to be minimized to prevent degraded ADC performance. This approach is best described in the following application note: Powering Sensitive ADC Designs with the TPS62913 Low-Ripple and Low-Noise Buck Converter.

TI WEBENCH<sup>®</sup> Power Designer can be used to select and design the individual power supply elements needed: see the WEBENCH<sup>®</sup> Power Designer

- Decouple all power supply rails and bus voltages as they come onto the system board and near/at the ADC itself. Typically, one decoupling capacitor per power supply pin is sufficent unless specified in the datasheet or EVM assembly.
- Remember that approximately 20 dB/decade noise suppression is gained for each additional filtering stage.
- Decouple for both high and low frequencies, which might require multiple capacitor values.
- Series ferrite beads are commonly used at the power plain entry point. This should be done for each individual supply voltage on the system board whether it comes from an LDO or a switching regulator.
- For added capacitance, use tightly stacked power and ground plane pairs (≤4 mil spacing) this adds inherent high-frequency (>500MHz) decoupling to the PCB design.
- Keep supplies away from sensitive analog circuitry such as the front-end RF stage of the ADC and highspeed clocking & digital circuits if possible.
- Some switcher regulator circuitry/components could be located on the opposite side of the PCB for added isolation.
- Follow the IC manufacture recommendations; if they are not directly stated in the application note or data sheet, then study the evaluation board. These are great vehicles to learn from. Applying these points above can help provide a solid power supply design yielding datasheet performance in many applications.


Each application will have different tolerances for noise on the supply voltage so understanding these trades is best described in the following two application notes for more details:

- 1. Clutter-free power supplies for RF converters in radar applications (Part 1)
- 2. Clutter-free power supplies for RF converters in radar applications (Part 2)

Also refer to both Figure 7-5 and Figure 7-6 to illustrate a few different approaches.


ADC12DJ5200SE SLVSGH5C – MARCH 2023 – REVISED APRIL 2025





FB = ferrite bead filter.





FB = ferrite bead filter.

Figure 7-6. Switcher-Only Approach Example

### 7.4.1 Power Sequencing

The voltage regulators must be sequenced using the power-good outputs and enable inputs to be sure the Vx11 regulator is enabled after the VA19 supply is good. Similarly, as soon as the VA19 supply drops out of regulation on power-down, the Vx11 regulator is disabled.

The general requirement for the ADC is that  $VA19 \ge Vx11$  during power-up, operation, and power-down.

TI also recommends that VA11 and VD11 are derived from a common 1.1-V regulator. This recommendation makes sure that all 1.1-V blocks are at the same voltage, and no sequencing problems exist between these supplies. Also use ferrite bead filters to isolate any noise on the VA11 and VD11 buses from affecting each other.



# 7.5 Layout

### 7.5.1 Layout Guidelines

There are many critical signal connections that require specific care and attention during PC board design:

- 1. Analog input signals
- 2. CLK and SYSREF
- 3. JESD204C data outputs
- 4. Power connections
- 5. Power and grounding strategy

In general, there are many considerations to take note of when developing a high-speed PCB design. Here are a few recommendations to follow for any high-speed PCB design:

- 1. Route using loosely coupled 100-Ω differential traces when possible on the digital outputs. This routing minimizes impact of corners and length-matching serpentines on pair impedance.
- Provide adequate pair-to-pair spacing to minimize crosstalk, especially with loosely coupled differential traces. Tightly coupled differential traces may be used to reduce self-radiated noise or to improve neighboring trace noise immunity when adequate spacing cannot be provided.
- 3. Provide adequate ground plane pour spacing to minimize coupling with the high-speed traces. Any ground plane pour must have sufficient via connections to the main ground plane of the board. Do not use floating or poorly connected ground pours.
- 4. Use smoothly radiused corners and avoid 45- or 90-degree bends to reduce impedance mismatches on all high-speed inputs/outputs for both analog and digital signal traces.
- 5. Incorporate any ground plane cutouts necessary at component landing pads, ie SMA connectors, baluns, etc., to avoid impedance discontinuities at these locations. Cut-outs below these landing pads on one or multiple ground planes to achieve a pad size or stackup height that achieves the needed 50 Ω, single-ended impedance. See Figure 7-8.
- 6. Avoid routing traces near irregularities in the reference ground planes. Irregularities include cuts in the ground plane or ground plane clearances associated with power and signal vias and through-hole component leads.
- 7. Provide symmetrically located ground tie stitching vias adjacent to any high-speed signal at an appropriate spacing as determined by the maximum frequency the trace will transport ( $\lambda$ /4). See Figure 7-7 and Figure 7-9.
- 8. When high-speed signals must transition to another layer using vias, transition as far through the board as possible (top to bottom is best case) to minimize via stubs on top or bottom of the vias. If layer selection is not flexible, use back-drilled or buried, blind vias to eliminate stubs. Always place two ground vias ("return vias") close to critical high-speed signal trace via when transitioning between layers to provide a nearby ground return path.
- 9. Pay particular attention to potential coupling between JESD204x data output routing and the analog input routing. Switching noise from the JESD204x outputs can couple into the analog input traces and show up as wideband noise due to the high input bandwidth of the ADC. Route the JESD204x data outputs on a separate layer, if possible, from the ADC input traces to avoid noise coupling (not shown in the Layout Example section).
- 10. Keep in mind, a reduction in the clock amplitude may degrade ADC noise performance, make sure the clock signal has adequate drive strength, especially at high input frequencies. To help avoid this, keep the clock source close to the ADC if using a passive balun to drive or interface with the sampling clock pins of the converter (as shown in the Layout Example section). If trace routes are longer than a few inches it might be necessary to implement impedance matching at the ADC's sampling clock input pins.

In addition, TI recommends the following PCB fabrication considerations for high-speed PCB designs:

- 1. Use high quality dielectric materials for any critical signal layers within the PCB stack-up. Typically, the top and bottom layers are the most critical and more board houses can implement a mix of high and standard quality dielectrics, also known as a hybrid stack-up.
- 2. Use multiple power layers if necessary to provide a robust power delivery system to the converter.



- 3. Use multiple ground, power, ground layer stacks within the PCB to develop high frequency decoupling within the PCB itself, it is recommended these layers are 4mils or less.
- 4. Use a solid ground plane, do not split or "slot" the ground plane to create an analog vs. digital barrier or divider. This typically causes more harm than good.

### 7.5.2 Layout Example

Figure 7-7 to provide examples of the critical traces routed on the device evaluation module (EVM).




Figure 7-7. Single Ended Input Path






Figure 7-8. Example of Ground Cut-outs on Top Signal Pad






Figure 7-9. Example of Analog Signal Via Stitching



# 8 Device and Documentation Support

### 8.1 Device Support

8.1.1 Development Support

### 8.2 Documentation Support

### 8.2.1 Related Documentation

For related documentation see the following:

- JESD204B multi-device synchronization: Breaking down the requirements
- Synchronizing multi-channel data converter DDC and NCO features for RF systems reference design
- Multi-Channel JESD204B 15 GHz Clocking Reference Design for DSO, Radar and 5G Wireless Testers
- Flexible 3.2 GSPS Multi-Channel AFE Reference Design for DSOs, RADAR, and 5G Wireless Test Systems
- Low noise power-supply reference design maximizing performance in 12.8 GSPS data acquisition systems
- Direct RF-Sampling Radar Receiver for L-, S-, C-, and X-Band Using ADC12DJ3200 Reference Design
- LMX2594 Multiple PLL Reference Design
- LMX2594 15-GHz Wideband PLLatinum™ RF Synthesizer With Phase Synchronization and JESD204B
- LMX2572 6.4-GHz Low Power Wideband RF Synthesizer With Phase Synchronization and JESD204B
- LMK04832 Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs
- LMK0482x Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner with Dual Loop PLLs
- LMK61E2 Ultra-Low Jitter Programmable Oscillator With Internal EEPROM
- LMH5401 8-GHz, Low-Noise, Low-Power, Fully-Differential Amplifier
- LMH6401 DC to 4.5 GHz, Fully-Differential, Digital Variable-Gain Amplifier
- TPSM84424 4.5-V to 17-V Input, 0.6-V to 10-V Output, 4-A Power Module
- TPS7A470x 36-V, 1-A, 4-µVRMS, RF LDO Voltage Regulator
- TPS7A83A 2-A, High-Accuracy (0.75%), Low-Noise (4.4 µVRMS) LDO Regulator
- TPS7A84 High-Current (3 A), High-Accuracy (1%), Low-Noise (4.4 μVRMS), LDO Voltage Regulator
- DAC8560 16-Bit, Ultra-Low Glitch, Voltage Output Digital-to-Analog Converter With 2.5-V, 2-ppm/°C Reference
- LM95233 Dual Remote Diode and Local Temperature Sensor with SMBus Interface and TruTherm™
- TMP461 High-Accuracy Remote and Local Temperature Sensor with Pin-Programmable Bus Address



### 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.4 Support Resources

### 8.5 Trademarks

WEBENCH<sup>®</sup> is a registered trademark of Texas Instruments. All trademarks are the property of their respective owners.

# **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (June 2024) to Revision C (April 2025)	Page
•	Added the PLL_CNTL3 register	98
	Changed the exponent from +32 to -32 in the FREQA0 equation in the register description	

С	hanges from Revision A (May 2023) to Revision B (June 2024)	Page
•	Changed the JESD204C Transport Layer Data Formats section by adding the additional applicable JM	IODES
	to the format table in stead of using a cross reference	77

С	hanges from Revision * (March 2023) to Revision A (May 2023)	Page
•	Changed the document status from Advanced Information to Production data	1

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### **PACKAGING INFORMATION**

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
ADC12DJ5200SEAAV	Active	Production	FCCSP (AAV)   144	184   JEDEC TRAY (5+1)	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADC12DJ52 SE
ADC12DJ5200SEAAV.A	Active	Production	FCCSP (AAV)   144	184   JEDEC TRAY (5+1)	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	ADC12DJ52 SE

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# TEXAS INSTRUMENTS

www.ti.com

# TRAY



23-May-2025



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nomina	I											
Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
ADC12DJ5200SEAAV	AAV	FCCSP	144	184	8 x 23	150	315	135.9	7620	13.4	10.1	19.65
ADC12DJ5200SEAAV.A	AAV	FCCSP	144	184	8 x 23	150	315	135.9	7620	13.4	10.1	19.65


# AAV0144A



# **PACKAGE OUTLINE**

# FCBGA - 1.91 mm max height

BALL GRID ARRAY



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
- 4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
- 5. The lids are electrically floating (e.g. not tied to GND).




# **AAV0144A**

# **EXAMPLE BOARD LAYOUT**

# FCBGA - 1.91 mm max height

BALL GRID ARRAY



NOTES: (continued)

6. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).




# AAV0144A

# **EXAMPLE STENCIL DESIGN**

# FCBGA - 1.91 mm max height

BALL GRID ARRAY



NOTES. (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



# **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated