

# Low Harmonic Distortion, 32-Channel SPST, High-Voltage Analog Switch

#### Features

- 32-Channel SPST (Single-Pole, Single-Throw) High-Voltage Analog Switch
- 3.3V or 5.0V CMOS Input Logic Level
- 20 MHz Data Shift Clock Frequency
- High-Voltage CMOS (HVCMOS) Technology for High Performance
- Very Low Quiescent Power Dissipation (10 μA)
- · Low Parasitic Capacitance
- DC to 50 MHz Analog Signal Frequency
- -60 dB Typical OFF-Isolation at 5.0 MHz
- CMOS Logic Circuitry for Low Power
- Excellent Noise Immunity
- Cascadable Serial Data Register with Latches
- Flexible Operating Supply Voltages
- Integrated Bleed Resistors on the Outputs (HV2902 only)

#### Applications

- · Medical Ultrasound Imaging
- Non-Destructive Testing (NDT) Metal Flaw
   Detection
- Piezoelectric Transducer Drivers
- · Inkjet Printer Heads
- Optical MEMS Modules

#### **General Description**

The HV2802 and HV2902 are low-charge injection, 32-channel, high-voltage analog switches intended for use in applications requiring high-voltage switching controlled by low-voltage control signals, such as medical ultrasound imaging, driving piezoelectric transducers and printers. The HV2902 has integrated bleed resistors which eliminate voltage build-up on capacitive loads such as piezoelectric transducers.

Input data are shifted into a 32-bit shift register that can then be retained in a 32-bit latch. To reduce any possible clock feedthrough noise, the latch enable bar should be left high until all bits are clocked in. Data are clocked in during the rising edge of the clock. Using the HVCMOS technology, this device combines high-voltage bilateral DMOS switches and low-power CMOS logic to provide efficient control of high-voltage analog signals.

The device is suitable for various combinations of high-voltage supplies, e.g.,  $V_{PP}/V_{NN}$ : +40V/-160V, +100V/-100V and +160V/-40V.

#### Package Type

	Top View												
Г	1	2	3	4	5	6	7	8	9	10	11	12	13
A	$\bigcirc$		$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	0		$\bigcirc$	$\odot$		0
в	$\bigcirc$	$\bigcirc$		$\bigcirc$									
С	$\bigcirc$	$\bigcirc$										0	$\bigcirc$
D	$\bigcirc$	$\bigcirc$										$\bigcirc$	$\bigcirc$
E	$\bigcirc$	$\bigcirc$										$\bigcirc$	$\bigcirc$
F	$\bigcirc$	$\bigcirc$										Ο	O
G	$\bigcirc$	$\bigcirc$										0	$\bigcirc$
н	$\bigcirc$	$\bigcirc$										О	$\bigcirc$
J	$\bigcirc$	$\bigcirc$										$\bigcirc$	$\bigcirc$
к	$\bigcirc$	$\bigcirc$										$\bigcirc$	$\bigcirc$
L	$\bigcirc$	$\bigcirc$										О	$\bigcirc$
м	$\bigcirc$	$\bigcirc$				$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$	$\bigcirc$		О	$\bigcirc$
N	$\odot$	$\bigcirc$		$\bigcirc$		0	$\bigcirc$						

**Functions Description**"

# **Block Diagram**



### 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings †

V <sub>DD</sub> Logic Supply Voltage	-0.5V to +6.5V
V <sub>PP</sub> -V <sub>NN</sub> Differential Supply	
V <sub>PP</sub> Positive Supply	0.5V to V <sub>NN</sub> +200V
V <sub>NN</sub> Negative Supply	+0.5V to -200V
Logic Input Voltage	0.5V to V <sub>DD</sub> +0.3V
Analog Signal Range	V <sub>NN</sub> to V <sub>PP</sub>
Peak Analog Signal Current/Channel	3.0A
Power Dissipation	1.5W

**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# RECOMMENDED OPERATING CONDITIONS (Note 1 - 3)

Parameter	Symbol	Value
Logic Power Supply Voltage	V <sub>DD</sub>	+3.0V to +5.5V
Positive Voltage Supply	V <sub>PP</sub>	+40V to V <sub>NN</sub> +200V
Negative Voltage Supply	V <sub>NN</sub>	-40V to -160V
High-Level Input Voltage	V <sub>IH</sub>	0.9V <sub>DD</sub> to V <sub>DD</sub>
Low-Level Input Voltage	V <sub>IL</sub>	0V to 0.1V <sub>DD</sub>
Analog Signal Voltage Peak-to-Peak	V <sub>SIG</sub>	V <sub>NN</sub> +10V to V <sub>PP</sub> -10V

**Note 1:** Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.

**2:**  $V_{SIG}$  must be  $V_{NN} \le V_{SIG} \le V_{PP}$  or floating during power up/down transition.

3: Rise and fall times of power supplies  $V_{DD}$ ,  $V_{PP}$ , and  $V_{NN}$  should not be less than 1.0 ms.

# DC ELECTRICAL CHARACTERISTICS

**Electrical Specifications:** Unless otherwise specified,  $V_{DD} = 5.0V$ ,  $V_{PP} = +100V$ ,  $V_{NN} = -100V$ , Specification at 0°C and 70°C based on characterization and not 100% tested.

Parameters	Symbol	0	°C		+25°C		+7	0°C	Units	Conditions
Parameters	Symbol	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Units	Conditions
Small Signal Switch ON-Resistance	R <sub>ONS</sub>	—	30	—	26	38	—	48	Ω	I <sub>SIG</sub> = 5.0 mA, V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V
		—	25	_	22	27	_	32		I <sub>SIG</sub> = 200 mA, V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V
		—	25	—	22	27	—	30		I <sub>SIG</sub> = 5.0 mA, V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V
		_	18	_	18	24	_	27		I <sub>SIG</sub> = 200 mA, V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V
		_	23	—	20	25	—	30		I <sub>SIG</sub> = 5.0 mA, V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V
			22	_	16	25		27		I <sub>SIG</sub> = 200 mA, V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V
Small Signal Switch ON-Resistance Matching	ΔR <sub>ONS</sub>		20		5	20		20	%	I <sub>SIG</sub> = 5.0 mA, V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V
Large Signal Switch ON-Resistance ( <b>Note 1)</b>	R <sub>ONL</sub>	—	—	—	15	—	—	_	Ω	V <sub>SIG</sub> = V <sub>PP</sub> -10V, I <sub>SIG</sub> = 1A
Value of Output Bleed Resistor	R <sub>INT</sub>	_	_	20	35	50	_	—	kΩ	Output switch to RGND I <sub>RINT</sub> = 0.5 mA
Switch off Leakage per Switch	I <sub>SOL</sub>	_	5	_	1	10		15	μA	V <sub>SIG</sub> = V <sub>PP</sub> -10V, V <sub>NN</sub> +10V
Switch DC Offset	V <sub>OS</sub>	—	300	—	100	300	—	300	mV	Switch OFF, $R_{LOAD} = 100 \text{ k}\Omega \text{ for HV2802}$ No load for HV2902
		—	500	—	100	500	—	500		Switch ON $R_{LOAD}$ = 100 k $\Omega$ for HV2802 No load for HV2902
Quiescent V <sub>PP</sub> Supply Current	I <sub>PPQ</sub>	—	—	—	10	50	—	_	μA	All switches off
Quiescent V <sub>NN</sub> Supply Current	I <sub>NNQ</sub>	_	_	_	10	50	_	—		
Quiescent V <sub>PP</sub> Supply Current	I <sub>PPQ</sub>	_			10	50			μA	All switches on, I <sub>SW</sub> = 5.0 mA
Quiescent V <sub>NN</sub> Supply Current	I <sub>NNQ</sub>	_		_	10	50	_			
Switch Output Peak Current ( <mark>Note 1)</mark>	I <sub>SW</sub>	—	—	2	3	—	—	—	A	V <sub>SIG</sub> duty cycle < 0.1%
Output Switching Frequency (Note 1)	f <sub>SW</sub>					50		_	kHz	Duty cycle = 50%

**Note 1:** Specification is obtained by characterization and is not 100% tested.

**2:** Design guidance only.

# DC ELECTRICAL CHARACTERISTICS (CONTINUED)

<b>Electrical Specifications:</b> Unless otherwise specified, $V_{DD}$ = 5.0V, $V_{PP}$ = +10	00V, V <sub>NN</sub> = -100V, Specification at 0°C
and 70°C based on characterization and not 100% tested.	

	and 70 C based on characterization and not 100% tested.										
Parameters	Symbol	0'	°C		+25°C		+70	0°C	Units	Conditions	
Farameters	Symbol	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Units	Conditions	
Average V <sub>PP</sub> Supply Current	I <sub>PP</sub>		14			14		14	mA	$V_{PP}$ = +40V, $V_{NN}$ = -160V All output switches are turning on and off at 50 kHz with no load	
		—	14	—	—	14	—	14		$V_{PP}$ = +100V, $V_{NN}$ = -100V All output switches are turning on and off at 50 kHz with no load	
		—	14	—	—	14	—	14		$V_{PP}$ = +160V, $V_{NN}$ = -40V All output switches are turning on and off at 50 kHz with no load	
Average V <sub>NN</sub> Supply Current	I <sub>NN</sub>	—	14	_	_	14	—	14	mA	$V_{PP}$ = +40V, $V_{NN}$ = -160V All output switches are turning on and off at 50 kHz with no load	
		_	14	—	—	14	—	14		$V_{PP}$ = +100V, $V_{NN}$ = -100V All output switches are turning on and off at 50 kHz with no load	
			14			14		14		$V_{PP}$ = +160V, $V_{NN}$ = -40V All output switches are turning on and off at 50 kHz with no load	
Average V <sub>DD</sub> Supply Current	I <sub>DD</sub>	—	8	—	—	8	—	8	mA	f <sub>CLK</sub> = 5.0 MHz, V <sub>DD</sub> = 5.0V	
Quiescent V <sub>DD</sub> Supply Current	I <sub>DDQ</sub>	—	10	—	—	10	—	10	μA	All logic inputs are static	
Data Out Source Current	I <sub>SOR</sub>	0.45	—	0.45	0.70	—	0.40	—	mA	$V_{OUT} = V_{DD} - 0.7V$	
Data Out Sink Current	I <sub>SINK</sub>	0.45	_	0.45	0.70	_	0.40	-	mA	V <sub>OUT</sub> = 0.7V	
Logic Input Capacitance (Note 2)	C <sub>IN</sub>	_	10	_	_	10	_	10	pF		

**Note 1:** Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

# AC ELECTRICAL CHARACTERISTICS

**Electrical Specifications**: Unless otherwise specified,  $V_{DD} = 5.0V$ ,  $V_{PP} = +100V$ ,  $V_{NN} = -100V$ , Specification at 0°C and 70°C based on characterization and not 100% tested.

Parameters		0	°C		+25°C		+7	0°C			
	Symbol	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Units	Conditions	
Set Up Time Before LE Rises (Note 1)	t <sub>SD</sub>	25	—	25		_	25	—	ns		
Time Width of LE (Note 1)	t <sub>WLE</sub>	56	—	56	—	_	56	—	ns	V <sub>DD</sub> = 3.0V	
		12	—	12	—	_	12	—		V <sub>DD</sub> = 5.0V	
Clock Delay Time to Data Out	t <sub>DO</sub>	8	40	8	19	40	8	40	ns	V <sub>DD</sub> = 3.0V	
(Note 1)		8	30	8	15	30	8	30		V <sub>DD</sub> = 5.0V	
Time Width of CLR (Note 1)	t <sub>WCLR</sub>	55	—	55		—	55	—	ns		
Set Up Time Data to Clock	t <sub>SU</sub>	21	—	21		—	21	—	ns	V <sub>DD</sub> = 3.0V	
(Note 1)		7	—	7		—	7	—		V <sub>DD</sub> = 5.0V	
Hold Time Data from Clock	t <sub>H</sub>	5	—	5	_	—	5	—	ns	V <sub>DD</sub> = 3.0V	
(Note 1)		7	—	7		—	7	—		V <sub>DD</sub> = 5.0V	
Clock Frequency	f <sub>CLK</sub>		8	—		8		8	MHz	V <sub>DD</sub> = 3.0V	
		—	20	—		20		20		V <sub>DD</sub> = 5.0V	
Clock Rise and Fall Times	t <sub>R</sub> , t <sub>F</sub>	—	50	—		50		50	ns		
Turn ON Time	t <sub>ON</sub>	—	5	—		5	—	5	μs	$V_{SIG} = V_{PP} - 10V,$	
Turn OFF Time	t <sub>OFF</sub>	—	5	—	—	5	—	5		$R_{LOAD}$ = 10 k $\Omega$	
Maximum V <sub>SIG</sub> Slew Rate	dv/dt	_	—	—	—	20	—	—	V/ns	V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V	
(Note 1)		—	—	—	—	20	—	—		V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V	
		—	—	—		20		—		V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V	
OFF Isolation (Note 1)	Ko		—	—	-33	-30	—	—	dB	f = 5.0 MHz, 1.0 kΩ	
		—	—	—	-60	-58	—	—		f = 5.0 MHz, 50Ω load	
Switch Crosstalk (Note 1)	K <sub>CR</sub>		—	_	-70	-60	—	_	dB	f = 5.0 MHz, 50Ω load	
Output Switch Isolation Diode Current (Note 1)	I <sub>ID</sub>		_			300	_		mA	300 ns pulse width, 2.0% duty cycle	
Off Capacitance SW to GND (Note 1)	$C_{SG(OFF)}$		—	_	10	15	—	_	pF	0V, f = 1.0 MHz	
On Capacitance SW to GND (Note 1)	C <sub>SG(ON)</sub>		_	_	13	18	_	_			
Output Voltage Spike SWA,	+V <sub>SPK</sub>	—	—	—		+150		—	mV	V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V	
SWB (Note 1)	-V <sub>SPK</sub>	_	_	-150		_		_		$R_{LOAD}$ = 50 $\Omega$	
	+V <sub>SPK</sub>		—	_	_	+150	_	—		V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V	
	-V <sub>SPK</sub>	_	_	-150	—	—	—			$R_{LOAD} = 50\Omega$	
	+V <sub>SPK</sub>	_	_	—	—	+150	—			V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V	
	-V <sub>SPK</sub>	—		-150		—				$R_{LOAD} = 50\Omega$	
Charge Injection	QC	_	-	—	820	—	—	-	рС	V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V	
(per switch) (Note 1)		_	-	—	600	_		-		V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V	
		—	—	—	350	—	—	—		V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V	

**Note 1:** Specification is obtained by characterization and is not 100% tested.

# **TEMPERATURE SPECIFICATIONS**

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
Temperature Ranges										
Operating Temperature	T <sub>A</sub>	0	—	+70	°C					
Storage Temperature	T <sub>A</sub>	-65	—	+150	°C					
Package Thermal Resistance	Package Thermal Resistance									
Thermal Resistance, 78-Ball VFBGA	$\theta_{JA}$	_	32.2	_	°C/W					

### 1.1 Logic Timing and Truth Table



#### FIGURE 1-1: Logic Timing Waveforms.

#### TABLE 1-1:TRUTH TABLE (Notes 1 - 6)

IADEE															
D0	D1	•••	D15	D16	•••	D31	LE	CLR	SW0	SW1	•••	SW15	SW16	•••	SW31
L	_		_	—		_	L	L	OFF	—		—	—		—
Н	_		_	_		_	L	L	ON	_		—	_		
—	L		_	—		_	L	L	_	OFF		_	—	· ·	
—	Н		_	—		_	L	L	—	ON		—	—		
—	_			_			L	L	_	_		_	_		
—	Ι		Ι			_	L	L	—						
—	—		L	—			L	L	_	—		OFF	—		
—		•••	Н		•••		L	L	_		•••	ON		•••	
—	Ι		Ι	L		_	L	L	—				OFF	· ·	
—	—			Н			L	L	_	—		_	ON		
—							L	L	_						
—	_			—		_	L	L	—	—			—		
—				_			L	L	_	_		_	_		
—	—					_	L	L	—						
—	—		_	—		L	L	L	—	—		_	—		OFF
_	_			_		Η	L	L	_	_		_	_		ON
Х	Х	Х	Х	Х	Х	Х	Н	L		HO		REVIOU	S STAT	E	
Х	Х	Х	Х	Х	Х	Х	Х	Н		A	ALL SI	NITCHE	S OFF		

**Legend:** X = Do not care; L = Low; H = High.

Note 1: The 32 switches operate independently.

- 2: Serial data is clocked in on the L to H transition of the CLK.
- **3:** All 32 switches go to a state retaining their latched condition at the rising edge of LE. When LE is low, the shift register's data flow through the latch.
- 4: D<sub>OUT</sub> is high when data in register 31 is high.
- **5:** Shift register's clocking has no effect on the switch states if  $\overline{LE}$  is high.
- 6: The CLR clear input overrides all other inputs.

### 2.0 PACKAGE PIN CONFIGURATIONS AND FUNCTIONS DESCRIPTION

This section details the pin designation for the 78-Ball VFBGA package (Figure 2-1). The descriptions of the pins are listed in Table 2-1.



TABLE 2-1:	PIN FUNCTION TABLE
------------	--------------------

	Syn	nbol	
Pin Number	9x9x1.0	VFBGA	Description
	HV2802	HV2902	
A1	SW2B	SW2B	Analog switch 2 terminal B
A3	SW1B	SW1B	Analog switch 1 terminal B
A4	SW0B	SW0B	Analog switch 0 terminal B
A5	D <sub>OUT</sub>	D <sub>OUT</sub>	Data out logic output
A6	GND	GND	Ground
A7	V <sub>DD</sub>	V <sub>DD</sub>	Logic supply voltage
A8	LE	LE	Latch enable logic input, low active
A10	SW31A	SW31A	Analog switch 31 terminal A
A11	SW30A	SW30A	Analog switch 30 terminal A
A13	SW29B	SW29B	Analog switch 29 terminal B
B1	SW3A	SW3A	Analog switch 3 terminal A
B2	SW2A	SW2A	Analog switch 2 terminal A
B4	SW1A	SW1A	Analog switch 1 terminal A
B5	SW0A	SW0A	Analog switch 0 terminal A
B6	NC	RGND	No connect / Ground for bleed resistor
B7	D <sub>IN</sub>	D <sub>IN</sub>	Data in logic input
B8	CLK	CLK	Clock logic input for shift register
B9	CLR	CLR	Latch clear logic input
B10	SW31B	SW31B	Analog switch 31 terminal B
B11	SW30B	SW30B	Analog switch 30 terminal B
B12	SW28B	SW28B	Analog switch 28 terminal B
B13	SW29A	SW29A	Analog switch 29 terminal A
C1	SW4A	SW4A	Analog switch 4 terminal A
C2	SW3B	SW3B	Analog switch 3 terminal B
C12	SW27B	SW27B	Analog switch 27 terminal B
C13	SW28A	SW28A	Analog switch 28 terminal A
D1	SW5A	SW5A	Analog switch 5 terminal A
D2	SW4B	SW4B	Analog switch 4 terminal B
D12	SW26B	SW26B	Analog switch 26 terminal B
D13	SW27A	SW27A	Analog switch 27 terminal A
E1	SW6A	SW6A	Analog switch 6 terminal A
E2	SW5B	SW5B	Analog switch 5 terminal B
E12	SW25B	SW25B	Analog switch 25 terminal B
E13	SW26A	SW26A	Analog switch 26 terminal A
F1	SW7A	SW7A	Analog switch 7 terminal A
F2	SW6B	SW6B	Analog switch 6 terminal B
F12	SW24B	SW24B	Analog switch 24 terminal B
F13	SW25A	SW25A	Analog switch 25 terminal A
G1	SW8A	SW8A	Analog switch 8 terminal A
G2	SW7B	SW7B	Analog switch 7 terminal B
G12	SW23B	SW23B	Analog switch 23 terminal B
G13	SW24A	SW24A	Analog switch 24 terminal A

<b>FABLE 2-1</b> :	PIN FU	NCTION TA	BLE (CONTINUED)
	Syr	nbol	Description
Pin Number	9x9x1.0	VFBGA	Description
	HV2802	HV2902	
H1	SW9A	SW9A	Analog switch 9 terminal A
H2	SW8B	SW8B	Analog switch 8 terminal B
H12	SW22B	SW22B	Analog switch 22 terminal B
H13	SW23A	SW23A	Analog switch 23 terminal A
J1	SW10A	SW10A	Analog switch 10 terminal A
J2	SW9B	SW9B	Analog switch 9 terminal B
J12	SW21B	SW21B	Analog switch 21 terminal B
J13	SW22A	SW22A	Analog switch 22 terminal A
K1	SW11A	SW11A	Analog switch 11 terminal A
K2	SW10B	SW10B	Analog switch 10 terminal B
K12	SW20B	SW20B	Analog switch 20 terminal B
K13	SW21A	SW21A	Analog switch 21 terminal A
L1	SW12A	SW12A	Analog switch 12 terminal A
L2	SW11B	SW11B	Analog switch 11 terminal B
L12	SW19B	SW19B	Analog switch 19 terminal B
L13	SW20A	SW20A	Analog switch 20 terminal A
M1	SW13A	SW13A	Analog switch 13 terminal A
M2	SW12B	SW12B	Analog switch 12 terminal B
M6	SW14A	SW14A	Analog switch 14 terminal A
M7	SW15A	SW15A	Analog switch 15 terminal A
M8	SW16A	SW16A	Analog switch 16 terminal A
M9	SW17A	SW17A	Analog switch 17 terminal A
M10	NC	RGND	No connect/Ground for bleed resistor
M12	SW18A	SW18A	Analog switch 18 terminal A
M13	SW19A	SW19A	Analog switch 19 terminal A
N1	SW13B	SW13B	Analog switch 13 terminal B
N2	V <sub>NN</sub>	V <sub>NN</sub>	Negative supply voltage
N4	V <sub>PP</sub>	V <sub>PP</sub>	Positive supply voltage
N5	NC	RGND	No connect/Ground for bleed resistor
N6	SW14B	SW14B	Analog switch 14 terminal B
N7	SW15B	SW15B	Analog switch 15 terminal B
N8	SW16B	SW16B	Analog switch 16 terminal B
N9	SW17B	SW17B	Analog switch 17 terminal B
N10	V <sub>PP</sub>	V <sub>PP</sub>	Positive supply voltage
N12	V <sub>NN</sub>	V <sub>NN</sub>	Negative supply voltage
N13	SW18B	SW18B	Analog switch 18 terminal B

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

# 3.0 TEST CIRCUIT EXAMPLES

This section details test circuit examples for a few electrical characteristics. The RGND pins are found only on the HV2902 device. The Switch DC Offset of HV2802 needs 100 k $\Omega$  external load.



FIGURE 3-1:

Switch Off Leakage per Switch.



FIGURE 3-2:

Switch DC Offset.







FIGURE 3-4: Off Isolation.



FIGURE 3-5: Diode Current.

Output Switch Isolation





Switch Crosstalk.



FIGURE 3-7:

Charge Injection.



FIGURE 3-8:

Output Voltage Spike.

#### 4.0 DETAILED DESCRIPTION AND APPLICATION INFORMATION

The high-voltage analog switches are used for multiplexing a piezoelectric transducer array in a probe to multiple channel transmitters (Tx) arrays in a medical ultrasound system.

Figure 4-1 shows a typical medical ultrasound image system comprising 64-channels of transmit pulsers, 64-channels of receivers (LNA and ADC) and 64-channels of T/R switches connecting to 192 elements of an ultrasound transducer probe via a high-voltage analog switch array.



FIGURE 4-1: Typical Medical Ultrasound Imaging System.

The HV2802/HV2902 devices are comprised of two main circuitries:

- A low-power CMOS digital serial interface powered by V<sub>DD</sub> to control the high-voltage analog switches
- High-voltage bilateral analog switch.

High-voltage supplies  $V_{PP}$  and  $V_{NN}$  are needed by the high-voltage level translation circuitry to control the states of the output high-voltage analog switches. In addition, each high-voltage analog switch can be independently controlled because each switch is controlled via a corresponding latch. A 32-bit shift register and 32 latches allow the user to serially load data into the registers, and after completion, to load the data onto the latches that control the states of the high-voltage analog switches.

The HV2802/HV2902 have a digital serial interface consisting of logic signals, Data In (D<sub>IN</sub>), Clock (CLK), Data Out (D<sub>OUT</sub>), Latch Enable ( $\overline{LE}$ ) and Clear (CLR). The digital circuits are supplied by V<sub>DD</sub> and either a 3.3V or a 5V logic can be used. With a V<sub>DD</sub> = 5V supply, the serial clock frequency can operate up to 20 MHz.

The data is shifted into the shift registers on the rising edge (low-to-high transition) of the clock. The switch configuration bit of SW31 is shifted in first and the switch configuration bit of SW0 is shifted in last. To avoid clock feedthrough, the latch enable input ( $\overline{\text{LE}}$ ) should remain high while the 32-bit data-in signal is shifted into the 32-bit register. After the valid 32-bit data complete shifting into the shift registers, the high-to-low transition of the LE signal transfers the contents of the shift register into the latches. Finally, setting the LE high again allows all the latches to keep the current state, while new data can now be shifted into the shift registers without upsetting the latches.

It is recommended to change all the latch states at the same time through this method to avoid possible clock feedthrough noise. See Figure 4-2 for details.





When the CLR input is set high, all 32 latches are cleared of the data. Consequently, all the high-voltage switches are set to off state. However, the CLR signal does not affect the contents of the shift register, so the shift register can operate independently of the CLR signal. Hence, after the CLR input is set low, the shift register would still retain the previous data.

The serial input interface of the HV2802/HV2902 allows multiple devices to daisy-chain together. In this configuration, D<sub>OUT</sub> of a HV2802/HV2902 device is connected to the DIN of the subsequent device, and so forth. The last D<sub>OUT</sub> of the daisy-chained HV2802/HV2902 can either be floating or fed back to an FPGA to check the previously stored shift register data. To control all the high-voltage analog switch states in daisy-chained N devices, N times 32 clocks and N times 32 bits of data are shifted into shift registers, while  $\overline{\text{LE}}$  remains high and CLR remains low. After all N times 32 bits of data finish shifting in, the high-to-low transition of the LE transfers the data from all N times 32-bit shift registers to N times 32 latches simultaneously. Consequently, all N times 32 high-voltage analog switches change states simultaneously.

It is recommended that 0.1 uF ceramic decoupling capacitors, with the appropriate voltage ratings, be connected between GND and the other supplies (V<sub>DD</sub>, V<sub>PP</sub> and V<sub>NN</sub>). These decoupling capacitors should be placed as close as possible to the device.

The HV2802/HV2902 devices do not have a specific power up/down sequence. During the power up/down period, all the analog switch inputs should be within the  $V_{PP}$  and  $V_{NN}$  range or floating. The rise time and fall time of the power supplies,  $V_{DD}$ ,  $V_{PP}$  and  $V_{NN}$ , should be greater than 1 ms. Violating the rise time or fall time requirement on the power supplies may cause malfunction such as latch-up or even permanent damage of the device.

The HV2902 device has  $35 \text{ k}\Omega$  integrated bleed resisters connected from all the analog switch terminals A and B to RGND. These bleed resisters eliminate voltage build-up on capacitive loads such as piezoelectric transducers. The HV2802 device does not have integrated bleed resistors.

### 5.0 PACKAGING INFORMATION

# 5.1 Package Marking Information

78-Ball VFBGA (9x9x1.0)





Legend	d: XXX Y YY WW NNN @8	Customer-specific information Gear code (last digit of calendar year) Gear code (last 2 digits of calendar year) Veek code (week of January 1 is week '01') Iphanumeric traceability code b-free JEDEC designator for Matte Tin (Sn) his package is Pb-free. The Pb-free JEDEC designator ((28)) an be found on the outer packaging for this package.	
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.		



#### 78-Ball Very Thin Fine Pitch Ball Grid Array (5G) - 9x9x1.0 mm Body [VFBGA]

Microchip Technology Drawing C04-371A Sheet 1 of 2

#### 78-Ball Very Thin Fine Pitch Ball Grid Array (5G) - 9x9x1.0 mm Body [VFBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging



DETAI	LΑ
-------	----

Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N 78				
Pitch	е	0.65 BSC			
Overall Height	Α	-	-	1.00	
Standoff	A1	0.15	0.20	0.25	
Molded Cap Thickness	A3	0.45	0.50	0.55	
Overall Width	Е	9.00 BSC			
Overall Ball Pitch		7.80 BSC			
Overall Length	D	9.00 BSC			
Overall Ball Pitch	D1	7.80 BSC			
Ball Diameter	Øb	0.25	0.30	0.35	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-371A Sheet 2 of 2

#### 78-Ball Very Thin Fine Pitch Ball Grid Array (5G) - 9x9x1.0 mm Body [VFBGA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	Units MILLIMETERS			S	
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E1	0.65 BSC			
Contact Pitch	E2 0.65 BSC				
Contact Pad Spacing	C1		780		
Contact Pad Spacing	C2		7.80		
Contact Pad Diameter (X78)	X		0.25		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2371A

NOTES:

# APPENDIX A: REVISION HISTORY

### Revision A (October 2015)

• Original release of this document.

NOTES:

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. XX-X Device Package		Exa a) b)	m <b>ples:</b> HV2802GA-G: HV2902GA-G:	78-Ball VFBGA package 78-Ball VFBGA package
Device	HV2802: 32-Channel SPST, High-Voltage Analog Switch HV2902: 32-Channel SPST, High-Voltage Analog Switch with Bleed Resistors			
Package	GA-G = Very Thin Fine Pitch Ball Grid Array (5G) - 9x9x1.0 mm (VFBGA), 78-Ball			

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-907-6

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 ASIA/PACIFIC

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Stockholm** Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15