

TRIPLE 10-BIT 180-MSPS GRAPHICS AND VIDEO DAC

Check for Samples: THS8136

FEATURES

- Triple 10-Bit Digital-to-Analog Converters (DACs)
- 180-MSPS Operation
- Direct Drive of Double-Terminated 75-Ω Load Into Standard Video Levels
- Bi-Level Sync and Blank Level Generation
- Internal Voltage Reference
- Low-Power Operation From 3.3-V Analog and 1.8-V Digital Supply Levels
- 1.8-V Compatible Inputs
- Qualified for Automotive Applications (AEC-Q100 Rev G – THS8136IPHPQ1, THS8136IPHPRQ1)

APPLICATIONS

- Graphics and Video Generation
- High-Resolution Image Processing
- Generic Triple D/A Converter

DESCRIPTION

The THS8136 is a general-purpose triple high-speed digital-to-analog (D/A) converter optimized for use in video/graphics applications. The device operates from 3.3-V analog and 1.8-V digital supplies with D/A converter performance assured at sampling rates up to 180 MHz. The THS8136 consists of three 10-bit D/A converters and additional circuitry for bi-level sync and blanking level generation. The current-steering DACs have been specifically designed to produce standard video output levels when directly connected to a single-ended double-terminated 75- Ω coaxial cable.

By providing a dc offset in sync insertion mode, the THS8136 can generate a bi-level sync on the AG DAC output without sacrificing DAC resolution. Support is also provided for insertion of RGB or YPbPr reference or blanking levels, irrespective of the DAC input codes. A generic DAC mode is provided for applications not requiring sync generation. All digital inputs are 1.8-V compatible.

ORDERING INFORMATION(1)

T _A	PACKAGED DEVICES ⁽²⁾ PowerPAD™ TQFP-48 – PHP	PACKAGE OPTION
0°C to 70°C	THS8136PHP	Tray
0 0 10 70 0	THS8136PHPR	Tape and reel
	THS8136IPHP	Tray
-40°C to 85°C	THS8136IPHPR	Tape and reel
-40°C to 85°C	THS8136IPHPQ1 (3)	Tray
	THS8136IPHPRQ1 ⁽³⁾	Tape and reel

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


(3) AEC-Q100 Rev G certified




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.









TERMINAL FUNCTIONS

TERMI	ΙΝΔΙ		TERMINAL FUNCTIONS						
NAME	NO.	I/O	DESCRIPTION						
AB	45	0	Analog blue current output, capable of directly driving a double terminated 75-Ω coaxial cable						
AG	41	0	Analog green current output, capable of directly driving a double terminated 75-Ω coaxial cable						
AR	43	0	Analog red current output, capable of directly driving a double terminated 75-Ω coaxial cable						
AV _{DD}	40, 44	-	Analog power supply (3.3 V). All AV _{DD} pins must be connected.						
AV _{SS}	42, 46		Analog ground						
SYNC	24	ı	Sync insertion input. Active low. When asserted, the G output is forced to the bottom sync tip level.						
SYNC-T	25	I	Connect to DV _{SS} (GND) or logic low to enable bi-level sync insertion. Connect to DV _{DD} (1.8 V) or logic high for generic DAC applications not requiring sync insertion.						
M2	48	-	Connect to DV _{SS} (GND) or logic 0 for RGB blanking level operation. Connect to the SYNC control input for YPbPr video operation.						
M1	47	I	Must be tied to DV _{SS} (GND) or logic 0 for normal operation.						
B0 B1 B2 B3 B4 B5 B6 B7 B8 B9	10 9 8 7 6 5 4 3 2 1	I	Blue or (Pb) pixel data input. Signals with index 0 denote the least significant bit. Unused inputs should be connected to DV _{SS} (GND).						
BLANK	23	I	Blanking control input, active low. A rising edge on CLK latches BLANK. When asserted, the AR, AG, and AB outputs are driven to the reference blanking level, regardless of the value on the data inputs.						
CLK	26	Ι	Clock input. A rising edge on CLK latches R0–R9, G0–G9, B0–B9, and BLANK.						
COMP	39	0	Compensation terminal. A 0.1-µF capacitor must be connected between COMP and AV _{DD} .						
DV_DD	12	Ι	Digital power supply (1.8 V)						
DV _{SS}	11	ı	Digital ground						
FSADJ	38	Ι	Full-scale adjust control. The full-scale current drive on each of the output channels is determined by the value of a resistor R_{FS} connected between this terminal and AV _{SS} . Figure 3 shows the relationship between full-scale output voltage compliance and R_{FS} for the nominal DAC termination of 37.5 Ω .						
G0 G1 G2 G3 G4 G5 G6 G7 G8 G9	36 35 34 33 32 31 30 29 28 27	I	Green (or Y) pixel data input. Signals with index 0 denote the least significant bit. Unused inputs should be connected to DV _{SS} (GND).						
R0 R1 R2 R3 R4 R5 R6 R7 R8 R9	13 14 15 16 17 18 19 20 21	I	Red (or Pr) pixel data input. Signals with index 0 denote the least significant bit. Unused inputs should be connected to DV _{SS} (GND).						
V _{REF}	37	0	Voltage reference for DACs. An internal voltage reference of nominally 1.2 V is provided, which requires an external 0.1- μ F ceramic capacitor between V _{REF} and AV _{SS} .						



DETAILED DESCRIPTION

The THS8136 is a fast well-matched triple DAC with current outputs optimized for graphics and video applications without sacrificing is usefulness as a generic DAC. The DAC output stages are designed to provide direct drive of doubly-terminated 75- Ω loads (37.5 Ω). The full-scale output current of all three DACs is determined by a single resistor connecting the FSADJ pin to AV_{SS} (GND). A 3.8-k Ω resistor is suitable for most applications requiring 700-mV output levels. Additional circuitry and digital input controls for analog sync and blank level generation are provided for both RGB and YPbPr color spaces. A generic mode of operation is provided for applications not requiring sync insertion. Figure 1 shows a block diagram of the device.




Figure 1. Functional Block Diagram

Generic DAC Mode Versus Sync Insertion Mode

When configured for sync insertion, the THS8136 provides additional dc bias on the DAC outputs to provide headroom for negative bi-level sync insertion. Such bias might be undesirable in applications where no analog sync insertion is required, since it results in additional power consumption and might prevent dc coupling of the DAC outputs. In such cases, only triple DAC operation without dc bias (i.e., DAC input code 0 corresponding to 0-V output) might be preferred. Generic DAC mode is easily selected by connecting the SYNC and SYNC_T pins to DV_{DD} (or logic 1) and the M1 and M2 pins to DV_{SS} (or logic 0). BLANK is functional in both generic mode and sync insertion mode.



Blanking Generation

The $\overline{\text{BLANK}}$ control input forces the output amplitude on all channels to the blanking or reference level, irrespective of the value on the data input ports. The output blanking level on each channel and its relation to active video varies depending on the mode of operation. In generic DAC mode, the output blank level for each DAC is at 0 V and corresponds to a DAC input code of 0. When sync insertion is enabled a 350-mV dc bias (R_{FS} selected for 700-mV output) is applied to provide room for bi-level sync insertion. When RGB sync insertion is enabled, the output blank level of each DAC will be at 350 mV and will correspond to a DAC input code of 0. In YPbPr video mode, the blank level of each DAC is 350 mV, but the AR and AB blank levels correspond to a DAC input code of 512 to accommodate mid-level UV blank levels. A video to blank level amplitude ratio of 2:1 is maintained for various R_{FS} values, provided the maximum DAC output compliance is not exceeded.

Sync Generation

The $\overline{\text{SYNC}}$ and SYNC_T control inputs can be used to enable the superposition of a bi-level sync on the AG DAC output. Correctly timed assertion of the $\overline{\text{SYNC}}$ input (active low) allows insertion of an analog composite sync on the AG DAC output consisting of horizontal sync and vertical sync. The video to sync amplitude ratio is 7:3 providing a 300 mV sync tip, when FSADJ is selected to provide 700 mV full-scale graphics or video. This 7:3 video to sync amplitude ratio is maintained for various R_{FS} values, provided the maximum DAC output compliance is not exceeded. The SYNC-T input pin must be connected to DV_{SS} (or logic low) to enable sync insertion.

Device Configuration

The THS8136 operating mode is determined from the state of the $\overline{\text{SYNC}}$, SYNC-T, M1, and M2 control terminals. Generic DAC mode is easily selected by connecting $\overline{\text{SYNC}}$ and $\overline{\text{SYNC}}$ to $\overline{\text{DV}}_{\text{DD}}$ (or logic high) and M1 and M2 to $\overline{\text{DV}}_{\text{SS}}$ (logic low). To enable sync insertion, the $\overline{\text{SYNC}}$ -T terminal must be connected to $\overline{\text{DVSS}}$ (or logic low). YPbPr video mode can be selected for support of mid-level PbPr blanking by connecting the sync control input to both the $\overline{\text{SYNC}}$ and M2 input terminals. The M1 terminal must be connected to $\overline{\text{DV}}_{\text{SS}}$ (logic 0) for all operating modes. See Table 1 and Figure 4, Figure 5, and Figure 6 for additional information on configuring the THS8136.

OPERATING MODE	M1	M2	SYNC_T	SYNC	DESCRIPTION
Generic DAC	0	0	1	1	Sync insertion disabled. The blank level on all DAC outputs corresponds to 0-V and DAC input code 0.
RGB Sync Insertion	0	0	0	SYNC	DC bias and sync insertion enabled. The blank level on all DAC outputs corresponds to DAC input code 0.
YPbPr Sync Insertion	0	SYNC	0	SYNC	DC bias and sync insertion enabled. AB and AR mid-level blanking corresponds to DAC input code 512.

Table 1. Table 1. Device Configuration

DAC Operation

The DAC output drivers generate a current with a drive level that can be user-modified by choosing an appropriate resistor value R_{FS} connected between the FSADJ terminal and AV_{SS} (GND). All current source amplitudes (graphics/video, blanking, and sync on AG) are derived from R_{FS} and an internal voltage reference such that the relative amplitudes of sync, blank, and graphics/video are always equal to their nominal relationships. The relative amplitudes of these current drivers are maintained without regard to the value of R_{FS} , as long as the maximum current drive capability is not exceeded. Figure 3 shows the relationship between R_{FS} and the current drive level on each channel for full-range DAC input. The voltage compliance outputs in Figure 3 assume termination with a 37.5- Ω resistor. When sync insertion is enabled, an additional current source is enabled providing a DC bias and head-room for negative sync insertion. A fixed R_{FS} value of 3.8 k Ω ($R_{\text{FS(nom)}}$) is suitable for most applications requiring 700-mV output levels.






Figure 2. DAC Output Termination





Figure 3. Output Voltage vs Full-Scale Resistance

The user is free to connect another resistor value, but care should be taken not to exceed the maximum current level on each of the DAC outputs as shown in the specifications section. Additionally, DAC output linearity will degrade if the 1.2-V maximum output compliance is exceeded.

Product Folder Links: THS8136

Submit Documentation Feedback






NOTE: BLANK = High in applications not requiring a forced blank level.

R_{FS} chosen for 700-mV output.

 $R_{LOAD} = 37.5 \Omega$

Figure 4. Generic DAC Mode (M1 = Low, M2 = Low, SYNC = High, SYNC_T = High)




NOTE: R_{FS} chosen for 700-mV output.

 $R_{LOAD} = 37.5 \Omega$

Figure 5. RGB Sync-on-G (M1 = Low, M2 = Low, SYNC_T = Low)





NOTE: R_{FS} chosen for 700-mV output.

 $R_{LOAD} = 37.5 \Omega$

Figure 6. YPbPr Sync-on-Y (M1 = Low, M2 = \overline{SYNC} , SYNC_T = Low)



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

	ролиния по от тот противно тот у		0.51/4.001/		
		AV _{DD} to AV _{SS}	–0.5 V to 3.6 V		
	Supply voltage	DV _{DD} to DV _{SS}	–0.5 V to 1.95 V		
		AV _{SS} to DV _{SS}	–0.5 to 0.5 V		
	Digital input voltage range to DV _{SS}	-0.5 V to (DV _{DD} + 0.5) V			
ГА	Operating free-air temperature range	e	-40°C to 85°C		
Γ _{stg}	Storage temperature range		−55°C to 150°C		
.,	ESD atrace valtage (2)	Human-body model (HBM) (3), All pins	>2000 V		
V _{ESD} E	ESD stress voltage ⁽²⁾	Charged-device model (CDM) ⁽⁴⁾ , All pins	>500 V		

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by electrostatic discharges into the device. Level listed is the passing level per ANSI/ESDA/JEDEC JS-001-2010 and AEC Q100-002 rev D. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process, and manufacturing with less than 500-V HBM is possible if necessary precautions are taken. Pins listed as 2000 V may actually have higher performance.
- Level listed is the passing level per EIA-JEDEC JESD22-C101E and AEC Q100-011 rev B. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 500 V may actually have higher performance. Corner pins meet the AEC Q100-011 rev B 750-V requirement.

THERMAL SPECIFICATIONS

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
θ_{JA}	Junction-to-ambient thermal resistance, still air	Thermal PAD soldered to 4-layer High-K PCB		29.11		°C/W
		Low-K PCB, Thermal PAD not soldered		64.42		°C/W
θ_{JC}	Junction-to-case thermal resistance, still air			0.12		
T _{J(MAX)}	Maximum junction temperature for reliable operation				105	°C

⁽¹⁾ When split ground planes are used, attach the thermal pad to the analog ground plane.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
Power Su	pply			
AV_{DD}		3	3.3 3.6	V
DV_DD		1.65	1.8 1.95	V
Digital and	d Reference Inputs			
V _{IH}	High-level input voltage	1.2	DV_DD	V
V_{IL}	Low-level input voltage	DV _{SS}	0.7	V
f _{CLK}	Clock frequency	0	180	MHz
t _{w(CLKH)}	Pulse duration, clock high	40%	60%	CLK period
t _{w(CLKL)}	Pulse duration, clock low	40%	60%	CLK period
R _{FS(nom)}	FSADJ resistor ⁽¹⁾		3.8	kΩ

(1) R_{FS} should be chosen such that the maximum full-scale DAC output current (I_{FS}) does not exceed the maximum stated level. This yields the nominal output voltage compliance at the nominal load termination of 37.5 Ω .



POWER SUPPLY ELECTRICAL CHARACTERISTICS

over recommended operating conditions, $f_{CLK} = 180 \text{ MHz}$, use of internal reference voltage V_{REF} , $R_{FS} = R_{FS(nom)}$, $37.5-\Omega$ load termination (unless otherwise noted)

	PARAMETER	TE	EST CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX ⁽³⁾	UNIT
		CLK = 80 MSPS	Canadia (700 m)()		65	72	
		CLK = 180 MSPS	Generic (700 mV)		65	72	
	Operating supply current,	CLK = 80 MSPS	Conorio (4.2 m)()		110	112	A
I _{AVDD}	analog	CLK = 180 MSPS	Generic (1.2 mV)		110	112	mA
		CLK = 80 MSPS	Sync Insertion (700 mV + Sync)		94	102	
		CLK = 180 MSPS	Sync insertion (700 mv + Sync)		94	103	
	Operating supply current, digital	CLK = 80 MSPS	0 (700) ()		13	16	mA
		CLK = 180 MSPS	Generic (700 mV)		31	36	
		CLK = 80 MSPS	Generic (1.2 mV)		14	16	
IDVDD		CLK = 180 MSPS	Generic (1.2 mv)		31	37	
		CLK = 80 MSPS	0		13	16	
		CLK = 180 MSPS	Sync Insertion (700 mV + Sync)		31	36	
		CLK = 80 MSPS	Canadia (700 m)()		238	290	
		CLK = 180 MSPS	Generic (700 mV)		270	329	
Б	Dower dissinction	CLK = 80 MSPS	Conorio (4.2 m)()		388	434	mW
P_D	Power dissipation	CLK = 180 MSPS	Generic (1.2 mV)		419	475	
		CLK = 80 MSPS	Supplied (700 m)/ (Supplied)		334	398	
		CLK = 180 MSPS	Sync Insertion (700 mV + Sync)		366	441	

- A multiburst RGB input test pattern was used in all cases.
- TYP current and P_D measured at AV_{DD} = 3.3 V and DV_{DD} = 1.8 V. MAX current and P_D measured at AV_{DD} = 3.6 V and DV_{DD} = 1.95 V.

DIGITAL INPUTS - DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions, $f_{CLK} = 180 \text{ MHz}$, use of internal reference voltage V_{REF} , $R_{FS} = R_{FS(nom)}$, 37.5-Ω load termination (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{IH}	High-level input current	$AV_{DD} = 3.3 \text{ V}, DV_{DD} = 1.8 \text{ V}, Digital inputs at 1.95 V}$			1	μΑ
I _{IL}	Low-level input current	$AV_{DD} = 3.3 \text{ V}, DV_{DD} = 1.8 \text{ V}, Digital inputs at 0 V}$			-1	μΑ
I _{IH(CLK)}	High-level input current, CLK	AV _{DD} = 3.3 V, DV _{DD} = 1.8 V, CLK at 1.95 V	-1		1	μΑ
I _{IL(CLK)}	Low-level input current, CLK	$AV_{DD} = 3.3 \text{ V}, DV_{DD} = 1.8 \text{ V}, CLK \text{ at } 0 \text{ V}$	-1		1	μΑ
Cı	Input capacitance	T _A = 25°C		5		рF
ts	Setup time, data and control inputs ⁽¹⁾		1.5			ns
t _h	Hold time, data and control inputs ⁽¹⁾		500			ps
t _{d(D)}	Digital process delay time from first registered color component of pixel (2)			7.5		CLK periods

Specified by characterization only.

This parameter is specified by design. The digital process delay is defined as the number of CLK cycles required for the first registered color component of a pixel, starting from the time of registering it on the input bus, to propagate through all processing and appear at the DAC output drivers. The remaining delay through the IC is the analog delay $t_{d(A)}$ of the analog output drivers.



ANALOG (DAC) OUTPUTS ELECTRICAL CHARACTERISTICS

over recommended operating conditions, $f_{CLK} = 180 \text{ MHz}$, use of internal reference voltage V_{REF} , $R_{FS} = R_{FS(nom)}$, $37.5-\Omega$ load termination (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	DAC resolution			10		Bits
INL	Integral nonlinearity	Static, best fit, RGB with sync insertion (700 + sync)		-1/1	-2.5/1.5	LSB
	Ç	Static, best fit, generic mode, 1.2 V output range		-1/1		
DNII	Differential modificación.	Static, RGB with sync insertion (700 + sync)		-0.4/0.4	±1	LSB
DNL Differential nonlinearity		Static, generic mode, 1.2 V output range		-0.4/0.4		LOD
PSRR	Power supply ripple rejection ratio of DAC output (full scale)	f = DC ⁽¹⁾		38.5		dB
V_{refo}	Voltage reference output		1.12	1.16	1.20	V
R _R	V _{REF} output resistance			284		Ω
K _{IMBAL}	Imbalance between DACs ⁽²⁾	CLK = 80 MSPS, video mode	-2	1.8	2	%
V_{OC}	DAC output compliance voltage			0.7	1.2	V
	Generic DAC mode	CLK = 80 MSPS ⁽³⁾	18	18.67	19.5	Λ
I _{FS}	RGB with sync insertion enabled	CLK = 80 MSPS ⁽³⁾	27	28	29.3	mA
t _{RDAC}	DAC output current rise time	CLK = 80 MSPS, 10 to 90% of full scale (4)	2.8	3.3	3.6	ns
t _{FDAC}	DAC output current fall time	CLK = 80 MSPS, 10 to 90% of full scale (4)	2.8	3.3	3.6	ns
t _{d(A)}	Analog output delay	Measured from CLK = V _{IH(min)} to 50% of full-scale transition (5)		4.5		ns
t _S	Analog output settling time	Measured from 50% of full scale transition on output to output settling, within 2% (4)		15		ns

⁽¹⁾ PSRR is measured with a 0.1- μ F capacitor between the COMP and AV_{DD} pins and with a 0.1- μ F capacitor connected between the V_{REF} and AV_{SS} pins. The ripple amplitude is within the range 100 mVp-p to 500 mVp-p with the DAC output set to full scale and a doubleterminated 75 Ω (= 37.5 Ω) load. PSRR is defined as 20 × log(ripple voltage at DAC output/ripple voltage at AV_{DD} input). Limits are from characterization only.

The imbalance between DACs applies to all possible pairs of the three DACs.

Values at $R_{FS} = R_{FS(nom)}$. From characterization only. Measured on the AG channel with $R_{FS} = R_{FS(nom)}$. This value excludes the digital process delay, $t_{D(D)}$. Limit are from characterization only.



TYPICAL CHARACTERISTICS




Figure 7. Input Data Internally Latched on Rising Edge of CLK (Data Path Latency is 7.5 CLK Cycles)




Figure 8. Input Data Registered on Rising Edge of CLK





Figure 9. Power vs Clock Frequency, RGB Sync Insertion, 1-MHz Input Tone on All Channels



APPLICATION INFORMATION



NOTE: System level ESD protection is not included in this application circuit, but it is highly recommended on the analog RGB outputs.

Figure 10. Typical Generic DAC Application Circuit




REVISION HISTORY

REVISION	COMMENTS
SLES236	Initial release
SLES236A	AEC-Q100 qualification added. Added ESD data to Absolute Maximum Ratings table. Power dissipation ratings changed to Thermal specifications. Modified Digital inputs - DC electrical characteristics table.
SLES236B	Figure 10, Added note concerning ESD protection.



www.ti.com 23-May-2025

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
THS8136IPHP	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
THS8136IPHP.A	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
THS8136PHP	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25
THS8136PHP.A	PHP	HTQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25

7 x 7, 0.5 mm pitch

QUAD FLATPACK

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PHP (S-PQFP-G48)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PHP (S-PQFP-G48)


PowerPAD™ PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD $^{\mathsf{m}}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



PHP (S-PQFP-G48)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting options for vias placed in the thermal pad.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated